Home
last modified time | relevance | path

Searched defs:USDHC_HOST_CTRL_CAP_MBL_MASK (Results 1 – 25 of 77) sorted by relevance

1234

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_USDHC.h909 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm0plus.h21360 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
DK32L3A60_cm4.h21310 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h33771 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
DMIMXRT685S_cm33.h45065 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h36920 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h36919 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h45065 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h48566 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
DMIMXRT595S_cm33.h59603 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h43891 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h43874 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h47220 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h45994 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h57976 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h59602 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h50260 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h48622 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h50630 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h52816 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h52672 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h54449 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h54447 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h54449 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h54460 #define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U) macro

1234