Home
last modified time | relevance | path

Searched defs:SDRAMCR0 (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h33361 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h33343 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h30590 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h38724 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h32830 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h41189 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h41115 __IO uint32_t SDRAMCR0; /**< SDRAM control register 0, offset: 0x40 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
DMIMXRT1176_cm7.h82883 __IO uint32_t SDRAMCR0; /**< SDRAM Control Register 0, offset: 0x40 */ member
DMIMXRT1176_cm4.h83814 __IO uint32_t SDRAMCR0; /**< SDRAM Control Register 0, offset: 0x40 */ member