Home
last modified time | relevance | path

Searched defs:RAM1CTRL (Results 1 – 25 of 69) sorted by relevance

123

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h91 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h92 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h91 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h92 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h91 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h94 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b110f1024gm64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b110f1024gq64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b110f1024im64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b110f1024iq64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b130f512gm64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b130f512gq64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b130f512im64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b130f512iq64.h479 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b390f1024gl112.h438 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b390f512gl112.h438 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512il120.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512im64.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512iq100.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512iq64.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512gq100.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512gq64.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg12b530f512il112.h484 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h94 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member
Defm32gg11b110f2048im64.h483 __IOM uint32_t RAM1CTRL; /**< Memory Control Register */ member

123