| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/ |
| D | MIMXRT685S_dsp.h | 18078 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member 18670 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member
|
| D | MIMXRT685S_cm33.h | 25894 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member 26505 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/ |
| D | MIMXRT633S.h | 25894 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member 26505 …__IO uint32_t PRSTCTL2; /**< peripheral reset control register 2, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/ |
| D | MIMXRT595S_dsp.h | 30381 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member 31141 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member
|
| D | MIMXRT595S_cm33.h | 37666 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member 38445 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/ |
| D | MIMXRT555S.h | 37665 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member 38444 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/ |
| D | MIMXRT533S.h | 36039 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member 36818 …__IO uint32_t PRSTCTL2; /**< Peripheral Reset Control Register 2, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/RW610/ |
| D | RW610.h | 53932 __IO uint32_t PRSTCTL2; /**< Peripheral reset control 2, offset: 0x18 */ member 54690 __IO uint32_t PRSTCTL2; /**< Peripheral reset control 2, offset: 0x18 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/RW612/ |
| D | RW612.h | 53932 __IO uint32_t PRSTCTL2; /**< Peripheral reset control 2, offset: 0x18 */ member 54690 __IO uint32_t PRSTCTL2; /**< Peripheral reset control 2, offset: 0x18 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/ |
| D | MIMXRT798S_hifi4.h | 60726 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| D | MIMXRT798S_cm33_core0.h | 60811 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| D | MIMXRT798S_ezhv.h | 60616 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/ |
| D | MIMXRT735S_ezhv.h | 57447 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| D | MIMXRT735S_cm33_core0.h | 57586 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/ |
| D | MIMXRT758S_cm33_core0.h | 60811 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|
| D | MIMXRT758S_ezhv.h | 60592 …__IO uint32_t PRSTCTL2; /**< Compute Domain Peripheral Reset Control 2, o… member
|