Home
last modified time | relevance | path

Searched refs:CPU0_SECCTRL_BASE_S (Results 1 – 7 of 7) sorted by relevance

/trusted-firmware-m-latest/platform/ext/target/arm/rse/common/partition/
Dplatform_base_address.h92 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/arm/mps3/corstone300/an547/partition/
Dplatform_base_address.h111 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/armchina/mps3/alcor/an557/partition/
Dplatform_base_address.h103 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/arm/mps3/corstone310/common/partition/
Dplatform_base_address.h132 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/arm/mps3/corstone300/an552/partition/
Dplatform_base_address.h116 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/arm/mps3/corstone300/fvp/partition/
Dplatform_base_address.h126 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro
/trusted-firmware-m-latest/platform/ext/target/arm/mps4/corstone315/partition/
Dplatform_base_address.h124 #define CPU0_SECCTRL_BASE_S 0x50011000 /* CPU 0 Local Security Control Block Secure ba… macro