Home
last modified time | relevance | path

Searched refs:APB1PERIPH_BASE_S (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32l5xx/Device/Include/
Dstm32l552xx.h1514 #define APB1PERIPH_BASE_S PERIPH_BASE_S macro
1521 #define TIM2_BASE_S (APB1PERIPH_BASE_S + 0x0000UL)
1522 #define TIM3_BASE_S (APB1PERIPH_BASE_S + 0x0400UL)
1523 #define TIM4_BASE_S (APB1PERIPH_BASE_S + 0x0800UL)
1524 #define TIM5_BASE_S (APB1PERIPH_BASE_S + 0x0C00UL)
1525 #define TIM6_BASE_S (APB1PERIPH_BASE_S + 0x1000UL)
1526 #define TIM7_BASE_S (APB1PERIPH_BASE_S + 0x1400UL)
1527 #define RTC_BASE_S (APB1PERIPH_BASE_S + 0x2800UL)
1528 #define WWDG_BASE_S (APB1PERIPH_BASE_S + 0x2C00UL)
1529 #define IWDG_BASE_S (APB1PERIPH_BASE_S + 0x3000UL)
[all …]
Dstm32l562xx.h1595 #define APB1PERIPH_BASE_S PERIPH_BASE_S macro
1602 #define TIM2_BASE_S (APB1PERIPH_BASE_S + 0x0000UL)
1603 #define TIM3_BASE_S (APB1PERIPH_BASE_S + 0x0400UL)
1604 #define TIM4_BASE_S (APB1PERIPH_BASE_S + 0x0800UL)
1605 #define TIM5_BASE_S (APB1PERIPH_BASE_S + 0x0C00UL)
1606 #define TIM6_BASE_S (APB1PERIPH_BASE_S + 0x1000UL)
1607 #define TIM7_BASE_S (APB1PERIPH_BASE_S + 0x1400UL)
1608 #define RTC_BASE_S (APB1PERIPH_BASE_S + 0x2800UL)
1609 #define WWDG_BASE_S (APB1PERIPH_BASE_S + 0x2C00UL)
1610 #define IWDG_BASE_S (APB1PERIPH_BASE_S + 0x3000UL)
[all …]
/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32h5xx/Device/Include/
Dstm32h573xx.h2010 #define APB1PERIPH_BASE_S PERIPH_BASE_S macro
2019 #define TIM2_BASE_S (APB1PERIPH_BASE_S + 0x0000UL)
2020 #define TIM3_BASE_S (APB1PERIPH_BASE_S + 0x0400UL)
2021 #define TIM4_BASE_S (APB1PERIPH_BASE_S + 0x0800UL)
2022 #define TIM5_BASE_S (APB1PERIPH_BASE_S + 0x0C00UL)
2023 #define TIM6_BASE_S (APB1PERIPH_BASE_S + 0x1000UL)
2024 #define TIM7_BASE_S (APB1PERIPH_BASE_S + 0x1400UL)
2025 #define TIM12_BASE_S (APB1PERIPH_BASE_S + 0x1800UL)
2026 #define TIM13_BASE_S (APB1PERIPH_BASE_S + 0x1C00UL)
2027 #define TIM14_BASE_S (APB1PERIPH_BASE_S + 0x2000UL)
[all …]
/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32u5xx/Device/Include/
Dstm32u585xx.h1919 #define APB1PERIPH_BASE_S PERIPH_BASE_S macro
1927 #define TIM2_BASE_S (APB1PERIPH_BASE_S + 0x0000UL)
1928 #define TIM3_BASE_S (APB1PERIPH_BASE_S + 0x0400UL)
1929 #define TIM4_BASE_S (APB1PERIPH_BASE_S + 0x0800UL)
1930 #define TIM5_BASE_S (APB1PERIPH_BASE_S + 0x0C00UL)
1931 #define TIM6_BASE_S (APB1PERIPH_BASE_S + 0x1000UL)
1932 #define TIM7_BASE_S (APB1PERIPH_BASE_S + 0x1400UL)
1933 #define WWDG_BASE_S (APB1PERIPH_BASE_S + 0x2C00UL)
1934 #define IWDG_BASE_S (APB1PERIPH_BASE_S + 0x3000UL)
1935 #define SPI2_BASE_S (APB1PERIPH_BASE_S + 0x3800UL)
[all …]