Home
last modified time | relevance | path

Searched refs:AHB1PERIPH_BASE_S (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32u5xx/Device/Include/
Dstm32u585xx.h1921 #define AHB1PERIPH_BASE_S (PERIPH_BASE_S + 0x00020000UL) macro
1984 #define GPDMA1_BASE_S (AHB1PERIPH_BASE_S)
2001 #define CORDIC_BASE_S (AHB1PERIPH_BASE_S + 0x01000UL)
2002 #define FMAC_BASE_S (AHB1PERIPH_BASE_S + 0x01400UL)
2003 #define FLASH_R_BASE_S (AHB1PERIPH_BASE_S + 0x02000UL)
2004 #define CRC_BASE_S (AHB1PERIPH_BASE_S + 0x03000UL)
2005 #define TSC_BASE_S (AHB1PERIPH_BASE_S + 0x04000UL)
2006 #define MDF1_BASE_S (AHB1PERIPH_BASE_S + 0x05000UL)
2013 #define RAMCFG_BASE_S (AHB1PERIPH_BASE_S + 0x06000UL)
2019 #define DMA2D_BASE_S (AHB1PERIPH_BASE_S + 0x0B000UL)
[all …]
/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32h5xx/Device/Include/
Dstm32h573xx.h2012 #define AHB1PERIPH_BASE_S (PERIPH_BASE_S + 0x00020000UL) macro
2076 #define GPDMA1_BASE_S AHB1PERIPH_BASE_S
2077 #define GPDMA2_BASE_S (AHB1PERIPH_BASE_S + 0x01000UL)
2078 #define FLASH_R_BASE_S (AHB1PERIPH_BASE_S + 0x02000UL)
2079 #define CRC_BASE_S (AHB1PERIPH_BASE_S + 0x03000UL)
2080 #define CORDIC_BASE_S (AHB1PERIPH_BASE_S + 0x03800UL)
2081 #define FMAC_BASE_S (AHB1PERIPH_BASE_S + 0x03C00UL)
2082 #define RAMCFG_BASE_S (AHB1PERIPH_BASE_S + 0x06000UL)
2083 #define ETH_BASE_S (AHB1PERIPH_BASE_S + 0x8000UL)
2085 #define ICACHE_BASE_S (AHB1PERIPH_BASE_S + 0x10400UL)
[all …]
/trusted-firmware-m-latest/platform/ext/target/stm/common/stm32l5xx/Device/Include/
Dstm32l552xx.h1516 #define AHB1PERIPH_BASE_S (PERIPH_BASE_S + 0x00020000UL) macro
1588 #define DMA1_BASE_S (AHB1PERIPH_BASE_S)
1589 #define DMA2_BASE_S (AHB1PERIPH_BASE_S + 0x0400UL)
1590 #define DMAMUX1_BASE_S (AHB1PERIPH_BASE_S + 0x0800UL)
1591 #define RCC_BASE_S (AHB1PERIPH_BASE_S + 0x1000UL)
1592 #define FLASH_R_BASE_S (AHB1PERIPH_BASE_S + 0x2000UL)
1593 #define CRC_BASE_S (AHB1PERIPH_BASE_S + 0x3000UL)
1594 #define TSC_BASE_S (AHB1PERIPH_BASE_S + 0x4000UL)
1595 #define EXTI_BASE_S (AHB1PERIPH_BASE_S + 0xF400UL)
1596 #define ICACHE_BASE_S (AHB1PERIPH_BASE_S + 0x10400UL)
[all …]
Dstm32l562xx.h1597 #define AHB1PERIPH_BASE_S (PERIPH_BASE_S + 0x00020000UL) macro
1669 #define DMA1_BASE_S (AHB1PERIPH_BASE_S)
1670 #define DMA2_BASE_S (AHB1PERIPH_BASE_S + 0x0400UL)
1671 #define DMAMUX1_BASE_S (AHB1PERIPH_BASE_S + 0x0800UL)
1672 #define RCC_BASE_S (AHB1PERIPH_BASE_S + 0x1000UL)
1673 #define FLASH_R_BASE_S (AHB1PERIPH_BASE_S + 0x2000UL)
1674 #define CRC_BASE_S (AHB1PERIPH_BASE_S + 0x3000UL)
1675 #define TSC_BASE_S (AHB1PERIPH_BASE_S + 0x4000UL)
1676 #define EXTI_BASE_S (AHB1PERIPH_BASE_S + 0xF400UL)
1677 #define ICACHE_BASE_S (AHB1PERIPH_BASE_S + 0x10400UL)
[all …]