Home
last modified time | relevance | path

Searched refs:RCC_PLL1CFGR_PLL1RGE_Pos (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/Device/Source/Templates/
Dsystem_stm32h5xx.c297 …ODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RGE, RCC_PLL1CFGR_PLL1SRC_1 << RCC_PLL1CFGR_PLL1RGE_Pos); in SetSysClock()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/secure/
Dtfm_hal_isolation.c319 …ODIFY_REG(RCC->PLL1CFGR, RCC_PLL1CFGR_PLL1RGE, RCC_PLL1CFGR_PLL1SRC_1 << RCC_PLL1CFGR_PLL1RGE_Pos); in SetSysClock()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/Device/Include/
Dstm32u585xx.h15423 #define RCC_PLL1CFGR_PLL1RGE_Pos (2U) macro
15424 #define RCC_PLL1CFGR_PLL1RGE_Msk (0x3UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x0000000C…
15426 #define RCC_PLL1CFGR_PLL1RGE_0 (0x1UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x00000004…
15427 #define RCC_PLL1CFGR_PLL1RGE_1 (0x2UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x00000008…
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/Device/Include/
Dstm32h573xx.h15843 #define RCC_PLL1CFGR_PLL1RGE_Pos (2U) macro
15844 #define RCC_PLL1CFGR_PLL1RGE_Msk (0x3UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x0000000C…
15846 #define RCC_PLL1CFGR_PLL1RGE_0 (0x1UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x00000004…
15847 #define RCC_PLL1CFGR_PLL1RGE_1 (0x2UL << RCC_PLL1CFGR_PLL1RGE_Pos) /*!< 0x00000008…