Home
last modified time | relevance | path

Searched refs:RCC_CFGR1_SWS (Results 1 – 11 of 11) sorted by relevance

/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/Device/Source/Templates/
Dsystem_stm32u5xx.c271 switch (RCC->CFGR1 & RCC_CFGR1_SWS) in SystemCoreClockUpdate()
377 while ((RCC->CFGR1 & RCC_CFGR1_SWS) != RCC_CFGR1_SWS) in SetSysClock()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/Device/Source/Templates/
Dsystem_stm32h5xx.c199 switch (RCC->CFGR1 & RCC_CFGR1_SWS) in SystemCoreClockUpdate()
319 while((RCC->CFGR1 & RCC_CFGR1_SWS) != (RCC_CFGR1_SWS_1 | RCC_CFGR1_SWS_0)) in SetSysClock()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/secure/
Dsystem_stm32u5xx.c265 switch (RCC->CFGR1 & RCC_CFGR1_SWS) in SystemCoreClockUpdate()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/secure/
Dsystem_stm32h5xx.c207 switch (RCC->CFGR1 & RCC_CFGR1_SWS) in SystemCoreClockUpdate()
Dtfm_hal_isolation.c341 while((RCC->CFGR1 & RCC_CFGR1_SWS) != (RCC_CFGR1_SWS_1 | RCC_CFGR1_SWS_0)) in SetSysClock()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/hal/Src/
Dstm32h5xx_hal_rcc.c294 while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U) in HAL_RCC_DeInit()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/hal/Src/
Dstm32u5xx_hal_rcc.c408 while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U) in HAL_RCC_DeInit()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/hal/Inc/
Dstm32u5xx_hal_rcc.h3639 #define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC->CFGR1 & RCC_CFGR1_SWS))
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/hal/Inc/
Dstm32h5xx_hal_rcc.h4713 #define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC->CFGR1 & RCC_CFGR1_SWS))
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/Device/Include/
Dstm32u585xx.h15337 #define RCC_CFGR1_SWS RCC_CFGR1_SWS_Msk /*!< SWS[1:0] b… macro
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/Device/Include/
Dstm32h573xx.h15725 #define RCC_CFGR1_SWS RCC_CFGR1_SWS_Msk /*!< SWS[1:0] b… macro