Home
last modified time | relevance | path

Searched refs:FLASH_BASE_ADDRESS (Results 1 – 25 of 47) sorted by relevance

12

/trusted-firmware-m-3.7.0/platform/ext/target/stm/nucleo_l552ze_q/
Dimage_macros_to_preprocess_bl2.c5 RE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),
6 RE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),
7 RE_BL2_PERSO_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
8 RE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
12 RE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),
13 RE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),
14 RE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),
15 RE_IMAGE_FLASH_SCRATCH = (FLASH_BASE_ADDRESS+FLASH_AREA_SCRATCH_OFFSET),
16 RE_IMAGE_FLASH_NV_COUNTERS = (FLASH_BASE_ADDRESS+FLASH_OTP_NV_COUNTERS_AREA_OFFSET),
17 RE_IMAGE_FLASH_NV_PS = (FLASH_BASE_ADDRESS+FLASH_PS_AREA_OFFSET),
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/stm/stm32l562e_dk/
Dimage_macros_to_preprocess_bl2.c5 RE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),
6 RE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),
7 RE_BL2_PERSO_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
8 RE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
12 RE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),
13 RE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),
14 RE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),
15 RE_IMAGE_FLASH_SCRATCH = (FLASH_BASE_ADDRESS+FLASH_AREA_SCRATCH_OFFSET),
16 RE_IMAGE_FLASH_NV_COUNTERS = (FLASH_BASE_ADDRESS+FLASH_OTP_NV_COUNTERS_AREA_OFFSET),
17 RE_IMAGE_FLASH_NV_PS = (FLASH_BASE_ADDRESS+FLASH_PS_AREA_OFFSET),
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/stm/stm32h573i_dk/
Dimage_macros_to_preprocess_bl2.c6 RE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),
7 RE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),
8 RE_BL2_PERSO_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
9 RE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),
13 RE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),
14 RE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),
15 RE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),
16 RE_IMAGE_FLASH_SCRATCH = (FLASH_BASE_ADDRESS+FLASH_AREA_SCRATCH_OFFSET),
17 RE_IMAGE_FLASH_NV_COUNTERS = (FLASH_BASE_ADDRESS+FLASH_OTP_NV_COUNTERS_AREA_OFFSET),
18 RE_IMAGE_FLASH_NV_PS = (FLASH_BASE_ADDRESS+FLASH_PS_AREA_OFFSET),
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/nordic_nrf/common/nrf5340/partition/
Dflash_layout.h77 #define FLASH_BASE_ADDRESS (0x00000000) macro
230 #define FLASH_BASE_ADDRESS (0x00000000) macro
231 #define S_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
232 #define NS_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
/trusted-firmware-m-3.7.0/platform/ext/target/nordic_nrf/common/nrf91/partition/
Dflash_layout.h77 #define FLASH_BASE_ADDRESS (0x00000000) macro
230 #define FLASH_BASE_ADDRESS (0x00000000) macro
231 #define S_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
232 #define NS_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
/trusted-firmware-m-3.7.0/platform/ext/target/lairdconnectivity/common/bl5340/partition/
Dflash_layout.h93 #define FLASH_BASE_ADDRESS (0x00000000) macro
260 #define FLASH_BASE_ADDRESS (0x00000000) macro
261 #define S_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
262 #define NS_ROM_ALIAS_BASE FLASH_BASE_ADDRESS
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32l5xx/
DCMakeLists.txt273 "\tRE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),\n"
274 "\tRE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),\n"
275 "\tRE_BL2_BIN_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_BIN_OFFSET),\n"
277 "\tRE_BL2_NVMCNT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_BL2_NVCNT_AREA_OFFSET),\n"
282 "\tRE_BL2_PROVISION_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_OTP_OFFSET),\n"
286 "\tRE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),\n"
293 "\tRE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET+FLASH_AREA_1_SIZE),\n"
295 "\tRE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),\n"
296 "\tRE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),\n"
297 "\tRE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),\n"
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/
DCMakeLists.txt257 "\tRE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),\n"
258 "\tRE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),\n"
259 "\tRE_BL2_BIN_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_BIN_OFFSET),\n"
261 "\tRE_BL2_NVMCNT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_BL2_NVCNT_AREA_OFFSET),\n"
266 "\tRE_BL2_PROVISION_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_OTP_OFFSET),\n"
270 "\tRE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),\n"
274 "\tRE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),\n"
275 "\tRE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),\n"
276 "\tRE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),\n"
277 "\tRE_IMAGE_FLASH_SCRATCH = (FLASH_BASE_ADDRESS+FLASH_AREA_SCRATCH_OFFSET),\n"
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/
DCMakeLists.txt309 "\tRE_IMAGE_FLASH_ADDRESS_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_0_OFFSET),\n"
310 "\tRE_IMAGE_FLASH_ADDRESS_NON_SECURE = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET),\n"
311 "\tRE_BL2_BIN_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_BIN_OFFSET),\n"
312 "\tRE_BL2_NVMCNT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_BL2_NVCNT_AREA_OFFSET),\n"
313 "\tRE_BL2_PROVISION_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_OTP_OFFSET),\n"
314 "\tRE_BL2_BOOT_ADDRESS = (FLASH_BASE_ADDRESS+FLASH_AREA_BL2_OFFSET),\n"
321 "\tRE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_1_OFFSET+FLASH_AREA_1_SIZE),\n"
323 "\tRE_IMAGE_FLASH_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_2_OFFSET),\n"
324 "\tRE_IMAGE_FLASH_NON_SECURE_UPDATE = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET),\n"
325 "\tRE_IMAGE_FLASH_UNUSED = (FLASH_BASE_ADDRESS+FLASH_AREA_3_OFFSET+FLASH_AREA_3_SIZE),\n"
[all …]
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/common/fip_parser/
Dfip_parser.c37 rc = FLASH_DEV_NAME.ReadData(fip_base - FLASH_BASE_ADDRESS, &toc_header, in fip_get_entry_by_uuid()
55 rc = FLASH_DEV_NAME.ReadData(fip_base + idx - FLASH_BASE_ADDRESS, in fip_get_entry_by_uuid()
Dgpt.c56 rc = FLASH_DEV_NAME.ReadData(table_base - FLASH_BASE_ADDRESS, header, in gpt_get_header()
102 rc = FLASH_DEV_NAME.ReadData(idx - FLASH_BASE_ADDRESS, entry, in gpt_get_list_entry_by_name()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/corstone1000/
Dplatform.c34 .base_addr = FLASH_BASE_ADDRESS,
38 .offset = FLASH_BASE_ADDRESS,
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/kronos/bl1/
Drse_bringup_helpers_hal.c25 return FLASH_BASE_ADDRESS; in rse_bringup_helpers_hal_get_qpsi_exec_address()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/rdfremont/bl1/
Drse_bringup_helpers_hal.c25 return FLASH_BASE_ADDRESS; in rse_bringup_helpers_hal_get_qpsi_exec_address()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/tc/bl1/
Drse_bringup_helpers_hal.c25 return FLASH_BASE_ADDRESS; in rse_bringup_helpers_hal_get_qpsi_exec_address()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/corstone1000/partition/
Dflash_layout.h42 #define FLASH_BASE_ADDRESS (0x68000000) macro
43 #define FLASH_BL1_BASE_ADDRESS (FLASH_BASE_ADDRESS)
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/rdfremont/
Dflash_layout.h71 #define FLASH_BASE_ADDRESS (BOOT_FLASH_BASE_S) macro
72 #define FLASH_BL1_BASE_ADDRESS (FLASH_BASE_ADDRESS)
/trusted-firmware-m-3.7.0/platform/ext/target/nordic_nrf/common/core/native_drivers/
Dspu.c32 #define DEVICE_FLASH_BASE_ADDRESS FLASH_BASE_ADDRESS
228 return FLASH_BASE_ADDRESS + in spu_regions_flash_get_base_address_in_region()
235 return FLASH_BASE_ADDRESS + in spu_regions_flash_get_last_address_in_region()
/trusted-firmware-m-3.7.0/bl2/ext/mcuboot/include/
Dtarget.h25 #ifndef FLASH_BASE_ADDRESS
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/tc/
Dflash_layout.h33 #define FLASH_BASE_ADDRESS (HOST_ACCESS_BASE_S) macro
34 #define FLASH_BL1_BASE_ADDRESS (FLASH_BASE_ADDRESS)
/trusted-firmware-m-3.7.0/platform/ext/target/arm/corstone1000/ci_regression_tests/
Ds_io_storage_test.c32 .base_addr = FLASH_BASE_ADDRESS, in s_test_io_storage_multiple_flash_simultaneous()
36 .offset = FLASH_BASE_ADDRESS, in s_test_io_storage_multiple_flash_simultaneous()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/kronos/
Dflash_layout.h33 #define FLASH_BASE_ADDRESS (HOST_ACCESS_BASE_S) macro
34 #define FLASH_BL1_BASE_ADDRESS (FLASH_BASE_ADDRESS)
/trusted-firmware-m-3.7.0/platform/ext/target/cypress/psoc64/partition/
Dflash_layout.h62 #define FLASH_BASE_ADDRESS (0x10000000U) /* same as FLASH0_BASE */ macro
/trusted-firmware-m-3.7.0/bl2/ext/mcuboot/include/flash_map/
Dflash_map.h62 #define FLASH_DEVICE_BASE FLASH_BASE_ADDRESS
/trusted-firmware-m-3.7.0/platform/ext/target/nordic_nrf/common/core/cmsis_drivers/
DDriver_Flash.c67 uint32_t start_offset = (addr - FLASH_BASE_ADDRESS); in is_range_valid()

12