Home
last modified time | relevance | path

Searched refs:ENABLE (Results 1 – 23 of 23) sorted by relevance

/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32l5xx/Device/Include/
Dstm32l5xx.h127 ENABLE = !DISABLE enumerator
129 #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32l5xx/hal/Inc/
Dstm32l5xx_hal_dma_ex.h253 #define IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE))
256 ((EVENT) == ENABLE))
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/Device/Include/
Dstm32h5xx.h130 ENABLE = !DISABLE enumerator
132 #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/Device/Include/
Dstm32u5xx.h135 ENABLE = !DISABLE enumerator
137 #define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
/trusted-firmware-m-3.7.0/platform/ext/target/arm/corstone1000/Native_Driver/
Dmhu_v2_x.c22 #define ENABLE 0x1 macro
322 (SEND_FRAME(p_mhu))->send_ch_window[channel].ch_int_en = ENABLE; in mhu_v2_x_channel_interrupt_enable()
384 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_initiate_transfer()
442 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_set_access_request()
611 if (status & ENABLE) { in mhu_v2_1_get_ch_interrupt_num()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/rse/common/native_drivers/
Dmhu_v2_x.c22 #define ENABLE 0x1 macro
322 (SEND_FRAME(p_mhu))->send_ch_window[channel].ch_int_en = ENABLE; in mhu_v2_x_channel_interrupt_enable()
384 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_initiate_transfer()
442 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_set_access_request()
611 if (status & ENABLE) { in mhu_v2_1_get_ch_interrupt_num()
/trusted-firmware-m-3.7.0/platform/ext/target/arm/musca_b1/Native_Driver/
Dmhu_v2_x.c22 #define ENABLE 0x1 macro
305 (SEND_FRAME(p_mhu))->send_ch_window[channel].ch_int_en = ENABLE; in mhu_v2_x_channel_interrupt_enable()
367 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_initiate_transfer()
425 (SEND_FRAME(p_mhu))->access_request = ENABLE; in mhu_v2_x_set_access_request()
594 if (status & ENABLE) { in mhu_v2_1_get_ch_interrupt_num()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/hal/Src/
Dstm32u5xx_hal_flash_ex.c1500 *WRPLock = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_UNLOCK) != 0U) ? DISABLE : ENABLE; in FLASH_OB_GetWRP()
1506 *WRPLock = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_UNLOCK) != 0U) ? DISABLE : ENABLE; in FLASH_OB_GetWRP()
1512 *WRPLock = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_UNLOCK) != 0U) ? DISABLE : ENABLE; in FLASH_OB_GetWRP()
1518 *WRPLock = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_UNLOCK) != 0U) ? DISABLE : ENABLE; in FLASH_OB_GetWRP()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32l5xx/hal/Src/
Dstm32l5xx_hal_cryp_ex.c345 hcryp->AutoKeyDerivation = ENABLE; in HAL_CRYPEx_EnableAutoKeyDerivation()
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM33S/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM35P/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM35PNS/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM35PS/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM33/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Layer/Target/CM33NS/
Dmodel_config.txt23 cpu0.SAU_CTRL.ENABLE=0 # (bool , init-time) default = '0' : En…
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32l5xx/hal/Inc/Legacy/
Dstm32_hal_legacy.h1458 …)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Per…
1460 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_…
1463 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFI…
1465 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_Dis…
1467 … )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
1503 …)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SY…
2250 … )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/hal/Inc/Legacy/
Dstm32_hal_legacy.h1530 …)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Per…
1532 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_…
1535 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFI…
1537 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_Dis…
1539 … )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
1575 …)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SY…
2322 … )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32h5xx/hal/Inc/Legacy/
Dstm32_hal_legacy.h1702 …)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Per…
1704 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_…
1707 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFI…
1709 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_Dis…
1711 … )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
1747 …)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SY…
2567 … )==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
/trusted-firmware-m-3.7.0/platform/ext/target/nordic_nrf/common/core/
Dtarget_cfg.c924 NRF_CACHE->ENABLE = CACHE_ENABLE_ENABLE_Enabled; in spu_periph_init_cfg()
/trusted-firmware-m-3.7.0/platform/ext/target/stm/common/stm32u5xx/bl2/
Dlow_level_security.c749 if (flash_option_bytes_bank1.WRPLock != ENABLE) in LL_SECU_CheckStaticProtections()
782 if (flash_option_bytes_bank2.WRPLock != ENABLE) in LL_SECU_CheckStaticProtections()
/trusted-firmware-m-3.7.0/platform/ext/target/nuvoton/m2351/bsp/Device/Nuvoton/M2351/Include/
DM2351.h59 #define ENABLE 1 macro
/trusted-firmware-m-3.7.0/platform/ext/target/nuvoton/m2354/bsp/Device/Nuvoton/M2354/Include/
DM2354.h58 #define ENABLE 1 macro
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/Core/Include/
Dcore_ca.h1864 uint32_t ENABLE:1; /*!< \brief bit: 0 Enables the timer. */ member