Home
last modified time | relevance | path

Searched refs:CM4 (Results 1 – 7 of 7) sorted by relevance

/trusted-firmware-m-3.7.0/docs/platform/cypress/psoc64/security/keys/
Dreadme.rst7 - TFM_NS_KEY.json - private OEM key for signing CM4 image
8 - TFM_NS_KEY_PRIV.pem - private OEM key for signing CM4 image in PEM format
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/CoreValidation/Project/
Dbuild.py23 CM4 = ('Cortex-M4', 'CM4') variable in DeviceAxis
108 DeviceAxis.CM4: ("FVP_MPS2_Cortex-M4", []),
/trusted-firmware-m-3.7.0/platform/ext/cmsis/CMSIS/Core/Test/
Dbuild.py18 CM4 = ('Cortex-M4', 'CM4') variable in DeviceAxis
/trusted-firmware-m-3.7.0/docs/platform/cypress/psoc64/
Dcypress_psoc64_spec.rst210 Private OEM key for signing CM4 image
213 Private OEM key for signing CM4 image in PEM format
279 CM0P core has ID=1, NSPE image running on CM4 core has ID=16. Refer to the
/trusted-firmware-m-3.7.0/platform/ext/target/cypress/psoc64/Device/Source/armclang/
Dstartup_psoc64_ns.s183 DCD cpuss_interrupts_cm4_cti_0_IRQHandler ; CM4 CTI #0
184 DCD cpuss_interrupts_cm4_cti_1_IRQHandler ; CM4 CTI #1
/trusted-firmware-m-3.7.0/platform/ext/target/cypress/psoc64/Device/Source/iar/
Dstartup_psoc64_ns.s189 DCD cpuss_interrupts_cm4_cti_0_IRQHandler ; CM4 CTI #0
190 DCD cpuss_interrupts_cm4_cti_1_IRQHandler ; CM4 CTI #1
/trusted-firmware-m-3.7.0/platform/ext/target/cypress/psoc64/Device/Source/gcc/
Dpsoc6_ns.ld44 /* The ram and flash regions control RAM and flash memory allocation for the CM4 core.