Home
last modified time | relevance | path

Searched refs:wr_to_rd (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a-latest/plat/intel/soc/agilex/soc/
Dagilex_memory_controller.c177 burst_len_sched_clk, act_to_act, rd_to_wr, wr_to_rd, bw_ratio, in configure_ddr_sched_ctrl_regs() local
224 wr_to_rd = CALTIMING3_WR_TO_RD(data); in configure_ddr_sched_ctrl_regs()
264 wr_to_rd << DDRTIMING_WRTORD_OFST| in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/agilex5/soc/
Dagilex5_memory_controller.c178 burst_len_sched_clk, act_to_act, rd_to_wr, wr_to_rd, bw_ratio, in configure_ddr_sched_ctrl_regs() local
225 wr_to_rd = CALTIMING3_WR_TO_RD(data); in configure_ddr_sched_ctrl_regs()
265 wr_to_rd << DDRTIMING_WRTORD_OFST| in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/stratix10/soc/
Ds10_memory_controller.c206 burst_len_sched_clk, act_to_act, rd_to_wr, wr_to_rd, bw_ratio, in configure_ddr_sched_ctrl_regs() local
253 wr_to_rd = CALTIMING3_WR_TO_RD(data); in configure_ddr_sched_ctrl_regs()
293 wr_to_rd << DDRTIMING_WRTORD_OFST| in configure_ddr_sched_ctrl_regs()