/trusted-firmware-a-latest/lib/mpmm/ |
D | mpmm.c | 39 const struct mpmm_topology *topology; in mpmm_supported() local 42 topology = FCONF_GET_PROPERTY(mpmm, config, topology); in mpmm_supported() 44 topology = plat_mpmm_topology(); in mpmm_supported() 53 if (topology != NULL) { in mpmm_supported() 56 supported = topology->cores[core_pos].supported && in mpmm_supported()
|
/trusted-firmware-a-latest/plat/mediatek/topology/ |
D | rules.mk | 9 MODULE := topology 10 LOCAL_SRCS-y := $(LOCAL_DIR)/$(ARCH_VERSION)/topology.c
|
/trusted-firmware-a-latest/lib/extensions/amu/aarch32/ |
D | amu.c | 171 const struct amu_topology *topology; in amu_enable() local 174 topology = FCONF_GET_PROPERTY(amu, config, topology); in amu_enable() 176 topology = plat_amu_topology(); in amu_enable() 179 if (topology != NULL) { in amu_enable() 182 amcntenset1_el0_px = topology->cores[core_pos].enable; in amu_enable()
|
/trusted-firmware-a-latest/plat/arm/board/fvp/ |
D | fvp_topology.c | 43 cluster_count = FCONF_GET_PROPERTY(hw_config, topology, plat_cluster_count); in plat_get_power_domain_tree_desc() 44 cpus_per_cluster = FCONF_GET_PROPERTY(hw_config, topology, cluster_cpu_count); in plat_get_power_domain_tree_desc()
|
/trusted-firmware-a-latest/include/lib/fconf/ |
D | fconf_amu_getter.h | 15 const struct amu_topology *topology; member
|
D | fconf_mpmm_getter.h | 15 const struct mpmm_topology *topology; member
|
/trusted-firmware-a-latest/lib/extensions/amu/aarch64/ |
D | amu.c | 217 const struct amu_topology *topology; in amu_init_el3() local 225 topology = FCONF_GET_PROPERTY(amu, config, topology); in amu_init_el3() 227 topology = plat_amu_topology(); in amu_init_el3() 230 if (topology != NULL) { in amu_init_el3() 233 amcntenset1_el0_px = topology->cores[core_pos].enable; in amu_init_el3()
|
/trusted-firmware-a-latest/lib/fconf/ |
D | fconf_mpmm_getter.c | 72 fconf_mpmm_config.topology = &fconf_mpmm_topology; in fconf_populate_mpmm()
|
D | fconf_amu_getter.c | 134 fconf_amu_config.topology = &fconf_amu_topology_; in fconf_populate_amu()
|
/trusted-firmware-a-latest/plat/qemu/common/sp_min/ |
D | sp_min-qemu.mk | 10 plat/qemu/topology.c
|
/trusted-firmware-a-latest/lib/psci/ |
D | psci_setup.c | 124 *topology) in populate_power_domain_tree() 153 num_children = topology[parent_node_index]; in populate_power_domain_tree()
|
/trusted-firmware-a-latest/docs/components/fconf/ |
D | index.rst | 46 captures the hardware topology of the platform from the HW_CONFIG device tree. 57 such as topology, GIC controller, PSCI hooks, CPU ID etc. 71 FCONF_REGISTER_POPULATOR(HW_CONFIG, topology, fconf_populate_topology);
|
/trusted-firmware-a-latest/plat/mediatek/mt8188/ |
D | platform.mk | 47 MODULES-y += $(MTK_PLAT)/topology
|
/trusted-firmware-a-latest/docs/design_documents/ |
D | psci_osi_mode.rst | 17 A power domain topology is a logical hierarchy of power domains in a system that 24 Entry into low-power states for a topology node above the core level requires 40 states, and chooses the deepest power state for a topology node that can be 49 states, and may request for a topology node to enter a low-power state when 185 CPU_SUSPEND is for moving a topology node into a low-power state. 197 a low-power state is requested for a topology node above the core level, 202 low-power state is requested for a topology node above the core level, 224 * The requested level in the power domain topology to enter a low-power 278 cores in a topology node call CPU_OFF, the last core will power down the node. 280 In OS-initiated mode, if a subset of the cores in a topology node has called
|
/trusted-firmware-a-latest/fdts/ |
D | fvp-defs.dtsi | 10 /* Set default topology values if not passed from platform's makefile */ 27 /* Get platform's topology */
|
D | arm_fpga.dts | 7 * topology is auto-detected by BL31, and the /cpus node is created and
|
D | stm32mp15-ddr3-dhsom-2x4Gb-1066-binG.dtsi | 6 * 2x DDR3L 4Gb each, 16-bit, 533MHz, Single Die Package in flyby topology.
|
D | fvp-defs-dynamiq.dtsi | 10 /* Set default topology values if not passed from platform's makefile */
|
/trusted-firmware-a-latest/docs/plat/arm/arm_fpga/ |
D | index.rst | 22 As the number and topology layout of the CPU cores differs significantly 47 fill the CPU topology nodes. It will also be passed on to BL33, by
|
/trusted-firmware-a-latest/plat/arm/board/fvp/fconf/ |
D | fconf_hw_config_getter.c | 356 FCONF_REGISTER_POPULATOR(HW_CONFIG, topology, fconf_populate_topology);
|
/trusted-firmware-a-latest/plat/xilinx/zynqmp/pm_service/ |
D | pm_api_clock.h | 301 uint32_t *topology);
|
D | pm_api_clock.c | 2487 uint32_t *topology) in pm_api_clock_get_topology() argument 2502 memset(topology, 0, CLK_TOPOLOGY_PAYLOAD_LEN); in pm_api_clock_get_topology() 2516 topology[i] = clock_nodes[index + i].type; in pm_api_clock_get_topology() 2517 topology[i] |= clock_nodes[index + i].clkflags << in pm_api_clock_get_topology() 2520 topology[i] |= (typeflags & CLK_TYPEFLAGS_BITS_MASK) << in pm_api_clock_get_topology() 2522 topology[i] |= (typeflags & CLK_TYPEFLAGS2_BITS_MASK) >> in pm_api_clock_get_topology()
|
/trusted-firmware-a-latest/docs/design/ |
D | psci-pd-tree.rst | 10 system. This approach is inflexible because a change to the topology 23 mechanism used to populate the power domain topology tree. 73 The following example power domain topology tree will be used to describe the
|
/trusted-firmware-a-latest/plat/qemu/qemu/ |
D | platform.mk | 159 ${PLAT_QEMU_COMMON_PATH}/topology.c
|
/trusted-firmware-a-latest/plat/brcm/board/stingray/ |
D | platform.mk | 199 plat/${SOC_DIR}/src/topology.c \
|