Home
last modified time | relevance | path

Searched refs:target (Results 1 – 25 of 77) sorted by relevance

1234

/trusted-firmware-a-latest/plat/nvidia/tegra/soc/t186/
Dplat_psci_handlers.c178 plat_local_state_t target; in tegra_last_cpu_in_cluster() local
183 target = states[pos]; in tegra_last_cpu_in_cluster()
184 if (target != PLAT_MAX_OFF_STATE) { in tegra_last_cpu_in_cluster()
203 plat_local_state_t target = states[core_pos]; in tegra_get_afflvl1_pwr_state() local
207 if (target == PSTATE_ID_CORE_POWERDN) { in tegra_get_afflvl1_pwr_state()
219 target = PSCI_LOCAL_STATE_RUN; in tegra_get_afflvl1_pwr_state()
224 if (target == PLAT_MAX_OFF_STATE) { in tegra_get_afflvl1_pwr_state()
238 target = PSCI_LOCAL_STATE_RUN; in tegra_get_afflvl1_pwr_state()
246 target = PSCI_LOCAL_STATE_RUN; in tegra_get_afflvl1_pwr_state()
250 return target; in tegra_get_afflvl1_pwr_state()
[all …]
/trusted-firmware-a-latest/plat/common/
Dplat_gicv3.c271 void plat_ic_raise_el3_sgi(int sgi_num, u_register_t target) in plat_ic_raise_el3_sgi() argument
274 assert(plat_core_pos_by_mpidr(target) >= 0); in plat_ic_raise_el3_sgi()
280 gicv3_raise_sgi((unsigned int)sgi_num, GICV3_G0, target); in plat_ic_raise_el3_sgi()
283 void plat_ic_raise_ns_sgi(int sgi_num, u_register_t target) in plat_ic_raise_ns_sgi() argument
286 assert(plat_core_pos_by_mpidr(target) >= 0); in plat_ic_raise_ns_sgi()
292 gicv3_raise_sgi((unsigned int)sgi_num, GICV3_G1NS, target); in plat_ic_raise_ns_sgi()
295 void plat_ic_raise_s_el1_sgi(int sgi_num, u_register_t target) in plat_ic_raise_s_el1_sgi() argument
298 assert(plat_core_pos_by_mpidr(target) >= 0); in plat_ic_raise_s_el1_sgi()
304 gicv3_raise_sgi((unsigned int)sgi_num, GICV3_G1S, target); in plat_ic_raise_s_el1_sgi()
Dplat_gicv2.c241 void plat_ic_raise_el3_sgi(int sgi_num, u_register_t target) in plat_ic_raise_el3_sgi() argument
247 id = plat_core_pos_by_mpidr(target); in plat_ic_raise_el3_sgi()
259 void plat_ic_raise_ns_sgi(int sgi_num, u_register_t target) in plat_ic_raise_ns_sgi() argument
264 id = plat_core_pos_by_mpidr(target); in plat_ic_raise_ns_sgi()
273 void plat_ic_raise_s_el1_sgi(int sgi_num, u_register_t target) in plat_ic_raise_s_el1_sgi() argument
281 id = plat_core_pos_by_mpidr(target); in plat_ic_raise_s_el1_sgi()
Dplat_psci_common.c152 plat_local_state_t target = PLAT_MAX_OFF_STATE, temp; in plat_get_target_pwr_state() local
161 if (temp < target) in plat_get_target_pwr_state()
162 target = temp; in plat_get_target_pwr_state()
166 return target; in plat_get_target_pwr_state()
/trusted-firmware-a-latest/drivers/marvell/
Dccu.c191 uint32_t target; in ccu_temp_win_remove() local
195 target = mmio_read_32(CCU_WIN_CR_OFFSET(ap_index, win_id)); in ccu_temp_win_remove()
196 target >>= CCU_TARGET_ID_OFFSET; in ccu_temp_win_remove()
197 target &= CCU_TARGET_ID_MASK; in ccu_temp_win_remove()
202 if ((win->target_id != target) || (win->base_addr != base)) { in ccu_temp_win_remove()
226 uint32_t target; in ccu_dram_target_get() local
228 target = mmio_read_32(CCU_WIN_CR_OFFSET(ap_index, win_id)); in ccu_dram_target_get()
229 target >>= CCU_TARGET_ID_OFFSET; in ccu_dram_target_get()
230 target &= CCU_TARGET_ID_MASK; in ccu_dram_target_get()
232 return target; in ccu_dram_target_get()
[all …]
Dgwin.c132 uint32_t target; in gwin_temp_win_remove() local
136 target = mmio_read_32(GWIN_CR_OFFSET(ap_index, win_id)); in gwin_temp_win_remove()
137 target >>= WIN_TARGET_SHIFT; in gwin_temp_win_remove()
138 target &= WIN_TARGET_MASK; in gwin_temp_win_remove()
144 if (win->target_id != target) { in gwin_temp_win_remove()
Dio_win.c138 uint32_t target; in iow_temp_win_remove() local
142 target = mmio_read_32(IO_WIN_CR_OFFSET(ap_index, win_id)); in iow_temp_win_remove()
147 if ((win->target_id != target) || (win->base_addr != base)) { in iow_temp_win_remove()
/trusted-firmware-a-latest/plat/nvidia/tegra/soc/t194/
Dplat_psci_handlers.c187 plat_local_state_t target; in tegra_last_on_cpu_in_cluster() local
192 target = states[pos]; in tegra_last_on_cpu_in_cluster()
193 if (target != PLAT_MAX_OFF_STATE) { in tegra_last_on_cpu_in_cluster()
210 plat_local_state_t target = states[core_pos]; in tegra_get_afflvl1_pwr_state() local
214 if (target == PLAT_MAX_OFF_STATE) { in tegra_get_afflvl1_pwr_state()
231 target = PSCI_LOCAL_STATE_RUN; in tegra_get_afflvl1_pwr_state()
235 return target; in tegra_get_afflvl1_pwr_state()
246 plat_local_state_t target = PSCI_LOCAL_STATE_RUN; in tegra_soc_get_target_pwr_state() local
251 target = PSTATE_ID_SOC_POWERDN; in tegra_soc_get_target_pwr_state()
256 target = tegra_get_afflvl1_pwr_state(states, ncpu); in tegra_soc_get_target_pwr_state()
[all …]
/trusted-firmware-a-latest/plat/marvell/armada/a3k/common/
Ddram_win.c47 enum cpu_win_target target; member
191 uint32_t base_reg, ctrl_reg, size_reg, enabled, target; in dram_win_map_build() local
196 target = (ctrl_reg & CPU_DEC_CR_WIN_TARGET_MASK) >> in dram_win_map_build()
200 if ((enabled == 0) || (target != DRAM_CPU_DEC_TARGET_NUM)) in dram_win_map_build()
262 ctrl_reg |= (win_cfg->target << CPU_DEC_CR_WIN_TARGET_OFFS); in cpu_win_set()
/trusted-firmware-a-latest/lib/libfdt/
Dfdt_overlay.c542 static int overlay_apply_node(void *fdt, int target, in overlay_apply_node() argument
561 ret = fdt_setprop(fdt, target, name, prop, prop_len); in overlay_apply_node()
571 nnode = fdt_add_subnode(fdt, target, name); in overlay_apply_node()
573 nnode = fdt_subnode_offset(fdt, target, name); in overlay_apply_node()
610 int target; in overlay_merge() local
624 target = fdt_overlay_target_offset(fdt, fdto, fragment, NULL); in overlay_merge()
625 if (target < 0) in overlay_merge()
626 return target; in overlay_merge()
628 ret = overlay_apply_node(fdt, target, fdto, overlay); in overlay_merge()
682 int root_sym, ov_sym, prop, path_len, fragment, target; in overlay_symbol_update() local
[all …]
/trusted-firmware-a-latest/plat/nvidia/tegra/soc/t210/
Dplat_psci_handlers.c105 plat_local_state_t target = PSCI_LOCAL_STATE_RUN; in tegra_soc_get_target_pwr_state() local
113 target = *(states + core_pos); in tegra_soc_get_target_pwr_state()
115 target = *(states + cpu); in tegra_soc_get_target_pwr_state()
117 if ((lvl == MPIDR_AFFLVL1) && (target == PSTATE_ID_CLUSTER_IDLE)) { in tegra_soc_get_target_pwr_state()
131 target = PSCI_LOCAL_STATE_RUN; in tegra_soc_get_target_pwr_state()
150 target = PSTATE_ID_CLUSTER_IDLE; in tegra_soc_get_target_pwr_state()
171 target = PSCI_LOCAL_STATE_RUN; in tegra_soc_get_target_pwr_state()
176 (target == PSTATE_ID_SOC_POWERDN)) { in tegra_soc_get_target_pwr_state()
179 target = PSTATE_ID_SOC_POWERDN; in tegra_soc_get_target_pwr_state()
185 return target; in tegra_soc_get_target_pwr_state()
/trusted-firmware-a-latest/drivers/arm/gic/v2/
Dgicv2_main.c423 unsigned int sgir_val, target; in gicv2_raise_sgi() local
438 target = driver_data->target_masks[proc_num]; in gicv2_raise_sgi()
439 assert(target != 0U); in gicv2_raise_sgi()
441 sgir_val = GICV2_SGIR_VALUE(SGIR_TGT_SPECIFIC, target, ns, sgi_num); in gicv2_raise_sgi()
459 unsigned int target; in gicv2_set_spi_routing() local
477 target = GIC_TARGET_CPU_MASK; in gicv2_set_spi_routing()
480 target = driver_data->target_masks[proc_num]; in gicv2_set_spi_routing()
481 assert(target != 0U); in gicv2_set_spi_routing()
484 gicd_set_itargetsr(driver_data->gicd_base, id, target); in gicv2_set_spi_routing()
Dgicv2_private.h44 unsigned int target) in gicd_set_itargetsr() argument
46 uint8_t val = target & GIC_TARGET_CPU_MASK; in gicd_set_itargetsr()
/trusted-firmware-a-latest/plat/qti/qtiseclib/inc/
Dqtiseclib_cb_interface.h39 void qtiseclib_cb_ic_raise_sgi(int sgi_num, u_register_t target);
41 u_register_t target);
/trusted-firmware-a-latest/plat/xilinx/common/include/
Dpm_api_sys.h33 enum pm_ret_status pm_req_suspend(uint32_t target,
37 enum pm_ret_status pm_req_wakeup(uint32_t target, uint32_t set_address,
39 enum pm_ret_status pm_set_wakeup_source(uint32_t target, uint32_t device_id,
52 enum pm_ret_status pm_force_powerdown(uint32_t target, uint8_t ack,
/trusted-firmware-a-latest/plat/xilinx/common/pm_service/
Dpm_api_sys.c212 enum pm_ret_status pm_req_suspend(uint32_t target, uint8_t ack, in pm_req_suspend() argument
219 PM_PACK_PAYLOAD4(payload, LIBPM_MODULE_ID, flag, PM_REQ_SUSPEND, target, in pm_req_suspend()
247 enum pm_ret_status pm_req_wakeup(uint32_t target, uint32_t set_address, in pm_req_wakeup() argument
253 PM_PACK_PAYLOAD5(payload, LIBPM_MODULE_ID, flag, PM_REQ_WAKEUP, target, in pm_req_wakeup()
406 enum pm_ret_status pm_force_powerdown(uint32_t target, uint8_t ack, in pm_force_powerdown() argument
413 target, ack); in pm_force_powerdown()
566 enum pm_ret_status pm_set_wakeup_source(uint32_t target, uint32_t wkup_device, in pm_set_wakeup_source() argument
572 target, wkup_device, enable); in pm_set_wakeup_source()
/trusted-firmware-a-latest/docs/design_documents/
Dcmake_framework.rst33 * Host and target system agnostic project.
58 processing, and the target creation, source file description are mixed and
77 The framework provides an API called STGT ('simple target') to describe the
79 libraries are linked, etc. The API wraps the CMake target functions, and also
81 the previous section. A group can be applied onto a target, i.e. a collection of
84 these are global and applied onto each target.
130 Next, we create a target called *fw1* and add the *mem_conf* setting group to
131 it. This means that all source and header files used by the target will have all
132 the parameters declared in the setting group. Then we set the target type to
133 executable, and add some source files. Since the target has the parameters from
/trusted-firmware-a-latest/plat/xilinx/zynqmp/pm_service/
Dzynqmp_pm_api_sys.h73 enum pm_ret_status pm_req_suspend(enum pm_node_id target,
83 enum pm_ret_status pm_force_powerdown(enum pm_node_id target,
88 enum pm_ret_status pm_req_wakeup(enum pm_node_id target,
93 enum pm_ret_status pm_set_wakeup_source(enum pm_node_id target,
/trusted-firmware-a-latest/plat/qti/qtiseclib/src/
Dqtiseclib_cb_interface.c100 void qtiseclib_cb_ic_raise_sgi(int sgi_num, u_register_t target) in qtiseclib_cb_ic_raise_sgi() argument
102 plat_ic_raise_el3_sgi(sgi_num, target); in qtiseclib_cb_ic_raise_sgi()
106 u_register_t target) in qtiseclib_cb_set_spi_routing() argument
110 gic_set_spi_routing(id, irm, target); in qtiseclib_cb_set_spi_routing()
/trusted-firmware-a-latest/plat/qti/common/src/
Dqti_gic_v3.c129 void gic_set_spi_routing(unsigned int id, unsigned int irm, u_register_t target) in gic_set_spi_routing() argument
131 gicv3_set_spi_routing(id, irm, target); in gic_set_spi_routing()
/trusted-firmware-a-latest/plat/mediatek/mt8173/
Dplat_pm.c592 plat_local_state_t target = PLAT_MAX_OFF_STATE, temp; in plat_get_target_pwr_state() local
598 if (temp < target) in plat_get_target_pwr_state()
599 target = temp; in plat_get_target_pwr_state()
602 return target; in plat_get_target_pwr_state()
/trusted-firmware-a-latest/docs/plat/marvell/armada/
Duart-booting.rst47 produced by ``mrvl_uart`` target or also with ``flash-image.bin`` file produced by ``mrvl_flash``
48 target, which is the exactly same file as used for flashing. So when using CZ.NIC mox-imager there
63 To download single file image built by ``mrvl_flash`` target at the highest speed, run:
69 To download images from ``uart-images.tgz.bin`` archive built by ``mrvl_uart`` target for
/trusted-firmware-a-latest/include/drivers/marvell/
Dccu.h46 void ccu_dram_target_set(int ap_index, uint32_t target);
/trusted-firmware-a-latest/make_helpers/
Dmarch.mk24 GCC_MARCH_OUTPUT := $(shell $(CC) -march=foo -Q --help=target -v 2>&1)
/trusted-firmware-a-latest/include/plat/common/
Dplatform.h131 void plat_ic_raise_el3_sgi(int sgi_num, u_register_t target);
132 void plat_ic_raise_ns_sgi(int sgi_num, u_register_t target);
133 void plat_ic_raise_s_el1_sgi(int sgi_num, u_register_t target);

1234