Home
last modified time | relevance | path

Searched refs:rdistif_base_addrs (Results 1 – 25 of 27) sorted by relevance

12

/trusted-firmware-a-latest/drivers/arm/gic/v3/
Darm_gicv3_common.c33 assert(gicv3_driver_data->rdistif_base_addrs); in arm_gicv3_distif_pre_save()
41 gicr_base = gicv3_driver_data->rdistif_base_addrs[i]; in arm_gicv3_distif_pre_save()
47 gicr_base = gicv3_driver_data->rdistif_base_addrs[rdist_proc_num]; in arm_gicv3_distif_pre_save()
77 assert(gicv3_driver_data->rdistif_base_addrs); in arm_gicv3_distif_post_restore()
84 gicr_base = gicv3_driver_data->rdistif_base_addrs[rdist_proc_num]; in arm_gicv3_distif_post_restore()
Dgicv3_main.c108 assert(plat_driver_data->rdistif_base_addrs != NULL); in gicv3_driver_init()
147 gicv3_rdistif_base_addrs_probe(plat_driver_data->rdistif_base_addrs, in gicv3_driver_init()
155 flush_dcache_range((uintptr_t)(plat_driver_data->rdistif_base_addrs), in gicv3_driver_init()
157 sizeof(*(plat_driver_data->rdistif_base_addrs))); in gicv3_driver_init()
235 assert(gicv3_driver_data->rdistif_base_addrs != NULL); in gicv3_rdistif_init()
246 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in gicv3_rdistif_init()
285 assert(gicv3_driver_data->rdistif_base_addrs != NULL); in gicv3_cpuif_enable()
289 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in gicv3_cpuif_enable()
350 assert(gicv3_driver_data->rdistif_base_addrs != NULL); in gicv3_cpuif_disable()
372 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in gicv3_cpuif_disable()
[all …]
Dgic-x00.c114 assert(gicv3_driver_data->rdistif_base_addrs != NULL); in get_gicr_base()
116 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in get_gicr_base()
Dgicv3_helpers.c71 void gicv3_rdistif_base_addrs_probe(uintptr_t *rdistif_base_addrs, in gicv3_rdistif_base_addrs_probe() argument
81 assert(rdistif_base_addrs != NULL); in gicv3_rdistif_base_addrs_probe()
101 rdistif_base_addrs[proc_num] = rdistif_base; in gicv3_rdistif_base_addrs_probe()
/trusted-firmware-a-latest/plat/mediatek/mt8183/
Dplat_mt_gic.c21 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
36 .rdistif_base_addrs = rdistif_base_addrs,
88 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_init()
116 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_save()
134 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_restore()
/trusted-firmware-a-latest/plat/nvidia/tegra/common/
Dtegra_gicv3.c19 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
43 tegra_gic_data.rdistif_base_addrs = rdistif_base_addrs; in tegra_gic_setup()
/trusted-firmware-a-latest/plat/rockchip/common/
Drockchip_gicv3.c26 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
44 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/mediatek/drivers/gic600/
Dmt_gic_v3.c24 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
39 .rdistif_base_addrs = rdistif_base_addrs,
89 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_init()
107 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_save()
138 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_restore()
164 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in mt_gic_rdistif_restore_all()
190 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in gic_sgi_save_all()
202 gicr_base = gicv3_driver_data->rdistif_base_addrs[proc_num]; in gic_sgi_restore_all()
/trusted-firmware-a-latest/plat/marvell/armada/common/
Dmarvell_gicv3.c30 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
70 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/xilinx/versal/
Dversal_gicv3.c30 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
70 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/xilinx/versal_net/
Dversal_net_gicv3.c31 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
71 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/imx/common/
Dplat_imx8_gic.c20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
42 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/ti/k3/common/
Dk3_gicv3.c20 uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
37 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/socionext/uniphier/
Duniphier_gicv3.c66 .rdistif_base_addrs = uniphier_rdistif_base_addrs,
75 .rdistif_base_addrs = uniphier_rdistif_base_addrs,
84 .rdistif_base_addrs = uniphier_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/aspeed/ast2700/
Dplat_bl31_setup.c23 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
35 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/arm/common/
Darm_gicv3.c30 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
88 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/qti/common/src/
Dqti_gic_v3.c18 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
93 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/plat/qemu/common/
Dqemu_gicv3.c30 .rdistif_base_addrs = qemu_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/intel/soc/agilex5/
Dbl31_plat_setup.c33 static uintptr_t rdistif_base_addrs[PLATFORM_CORE_COUNT]; variable
154 .rdistif_base_addrs = rdistif_base_addrs,
/trusted-firmware-a-latest/drivers/nxp/gic/
Dls_gicv3.c30 ls_gic_data.rdistif_base_addrs = target_mask_array; in plat_ls_gic_driver_init()
/trusted-firmware-a-latest/plat/brcm/common/
Dbrcm_gicv3.c48 .rdistif_base_addrs = brcm_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/qemu/qemu_sbsa/
Dsbsa_gic.c29 .rdistif_base_addrs = qemu_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/socionext/synquacer/
Dsq_gicv3.c65 .rdistif_base_addrs = sq_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/arm/board/fvp/
Dfvp_gicv3.c66 .rdistif_base_addrs = fvp_rdistif_base_addrs,
/trusted-firmware-a-latest/plat/arm/board/arm_fpga/
Dfpga_gicv3.c36 .rdistif_base_addrs = fpga_rdistif_base_addrs,

12