Home
last modified time | relevance | path

Searched refs:rd_latency (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a-latest/plat/intel/soc/agilex/soc/
Dagilex_memory_controller.c178 t_rtp, t_rp, t_rcd, rd_latency, tw_rin_clk_cycles, in configure_ddr_sched_ctrl_regs() local
208 rd_latency = AGX_MPFE_IOHMC_REG_DRAMTIMING0_CFG_TCL(data); in configure_ddr_sched_ctrl_regs()
259 wr_to_miss = ((rd_latency + burst_len_ddr_clk + 2 + tw_rin_clk_cycles) in configure_ddr_sched_ctrl_regs()
279 (rd_latency / 2) + DDR_READ_LATENCY_DELAY); in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/agilex5/soc/
Dagilex5_memory_controller.c179 t_rtp, t_rp, t_rcd, rd_latency, tw_rin_clk_cycles, in configure_ddr_sched_ctrl_regs() local
209 rd_latency = AGX_MPFE_IOHMC_REG_DRAMTIMING0_CFG_TCL(data); in configure_ddr_sched_ctrl_regs()
260 wr_to_miss = ((rd_latency + burst_len_ddr_clk + 2 + tw_rin_clk_cycles) in configure_ddr_sched_ctrl_regs()
280 (rd_latency / 2) + DDR_READ_LATENCY_DELAY); in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/stratix10/soc/
Ds10_memory_controller.c207 t_rtp, t_rp, t_rcd, rd_latency, tw_rin_clk_cycles, in configure_ddr_sched_ctrl_regs() local
237 rd_latency = S10_MPFE_IOHMC_REG_DRAMTIMING0_CFG_TCL(data); in configure_ddr_sched_ctrl_regs()
288 wr_to_miss = ((rd_latency + burst_len_ddr_clk + 2 + tw_rin_clk_cycles) in configure_ddr_sched_ctrl_regs()
308 (rd_latency / 2) + DDR_READ_LATENCY_DELAY); in configure_ddr_sched_ctrl_regs()