Searched refs:num_entries (Results 1 – 4 of 4) sorted by relevance
| /trusted-firmware-a-latest/plat/arm/css/sgi/ |
| D | sgi_image_load.c | 24 uint64_t num_entries; /* Number of entries in the list */ member
39 ret = sds_struct_read(SDS_ISOLATED_CPU_LIST_ID, 0, &list->num_entries, in plat_arm_sgi_get_isolated_cpu_list()
40 sizeof(list->num_entries), SDS_ACCESS_MODE_CACHED); in plat_arm_sgi_get_isolated_cpu_list()
43 list->num_entries = 0; in plat_arm_sgi_get_isolated_cpu_list()
47 if (list->num_entries > PLATFORM_CORE_COUNT) { in plat_arm_sgi_get_isolated_cpu_list()
50 list->num_entries, PLATFORM_CORE_COUNT); in plat_arm_sgi_get_isolated_cpu_list()
52 } else if (list->num_entries == 0) { in plat_arm_sgi_get_isolated_cpu_list()
58 sizeof(list->num_entries), in plat_arm_sgi_get_isolated_cpu_list()
60 sizeof(list->mpid_list[0]) * list->num_entries, in plat_arm_sgi_get_isolated_cpu_list()
126 if (cpu_mpid_list.num_entries > 0) { in plat_sgi_append_config_node()
[all …]
|
| /trusted-firmware-a-latest/plat/nvidia/tegra/drivers/memctrl/ |
| D | memctrl_v2.c | 121 uint32_t i, num_entries = 0; in tegra_mc_save_context() local
138 while (mc_ctx_regs[num_entries].reg != 0xFFFFFFFFU) { in tegra_mc_save_context()
139 num_entries++; in tegra_mc_save_context()
143 if (num_entries != mc_ctx_regs[0].val) { in tegra_mc_save_context()
149 for (i = 1U; i < num_entries; i++) { in tegra_mc_save_context()
154 num_entries++; in tegra_mc_save_context()
158 sizeof(mc_regs_t) * num_entries); in tegra_mc_save_context()
|
| /trusted-firmware-a-latest/plat/xilinx/common/ |
| D | plat_startup.c | 193 handoff_addr, HandoffParams->num_entries); in xbl_handover()
194 if (HandoffParams->num_entries > XBL_MAX_PARTITIONS) { in xbl_handover()
196 HandoffParams->num_entries, XBL_MAX_PARTITIONS); in xbl_handover()
205 for (size_t i = 0; i < HandoffParams->num_entries; i++) { in xbl_handover()
|
| /trusted-firmware-a-latest/plat/xilinx/common/include/ |
| D | plat_startup.h | 32 uint32_t num_entries; member
|
