Searched refs:get_clk_freq (Results 1 – 4 of 4) sorted by relevance
| /trusted-firmware-a-latest/plat/intel/soc/n5x/soc/ |
| D | n5x_clock_manager.c | 28 clksrc = ((get_clk_freq(CLKMGR_PERPLL_PLLGLOB)) & in clk_get_pll_output_hz()
47 divf = ((get_clk_freq(CLKMGR_PERPLL_PLLDIV)) & in clk_get_pll_output_hz()
49 divr = ((get_clk_freq(CLKMGR_PERPLL_PLLDIV)) & in clk_get_pll_output_hz()
51 divq = ((get_clk_freq(CLKMGR_PERPLL_PLLDIV)) & in clk_get_pll_output_hz()
69 mainpll_c1cnt = ((get_clk_freq(CLKMGR_MAINPLL_PLLOUTDIV)) & in get_l4_clk()
72 perpll_c1cnt = ((get_clk_freq(CLKMGR_PERPLL_PLLOUTDIV)) & in get_l4_clk()
75 clksrc = ((get_clk_freq(CLKMGR_MAINPLL_NOCCLK)) & CLKMGR_CLKSRC_MASK) >> in get_l4_clk()
94 clock /= BIT(((get_clk_freq(CLKMGR_MAINPLL_NOCDIV)) >> in get_l4_clk()
108 mainpll_c0cnt = ((get_clk_freq(CLKMGR_MAINPLL_PLLOUTDIV)) & in get_mpu_clk()
111 perpll_c0cnt = ((get_clk_freq(CLKMGR_PERPLL_PLLOUTDIV)) & in get_mpu_clk()
[all …]
|
| /trusted-firmware-a-latest/plat/intel/soc/agilex5/soc/ |
| D | agilex5_clock_manager.c | 164 uint32_t get_clk_freq(uint32_t psrc_reg, uint32_t main_pllc, uint32_t per_pllc) in get_clk_freq() function
200 l3_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC1, in get_l3_clk()
246 mmc_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC3, in get_mmc_clk()
|
| /trusted-firmware-a-latest/plat/intel/soc/n5x/include/ |
| D | n5x_clock_manager.h | 56 uint32_t get_clk_freq(uint32_t psrc_reg);
|
| /trusted-firmware-a-latest/plat/intel/soc/agilex/soc/ |
| D | agilex_clock_manager.c | 309 uint32_t get_clk_freq(uint32_t psrc_reg, uint32_t main_pllc, uint32_t per_pllc) in get_clk_freq() function
345 l3_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC1, in get_l3_clk()
381 mmc_clk = get_clk_freq(CLKMGR_ALTERA_SDMMCCTR, in get_mmc_clk()
396 mpu_clk = get_clk_freq(CLKMGR_MAINPLL_NOCCLK, CLKMGR_MAINPLL_PLLC0, in get_mpu_clk()
|
