Home
last modified time | relevance | path

Searched refs:fixed (Results 1 – 25 of 42) sorted by relevance

12

/trusted-firmware-a-latest/plat/renesas/common/
Drcar_common.c55 unsigned int fixed = 0; in plat_ea_handler() local
57 fixed |= rcar_pcie_fixup(0); in plat_ea_handler()
58 fixed |= rcar_pcie_fixup(1); in plat_ea_handler()
60 if (fixed) in plat_ea_handler()
/trusted-firmware-a-latest/fdts/
Da5ds.dts68 compatible = "fixed-clock";
75 compatible = "fixed-clock";
82 compatible = "fixed-clock";
139 v2m_fixed_3v3: fixed-regulator-0 {
140 compatible = "regulator-fixed";
Dmorello.dtsi85 compatible = "fixed-clock";
92 compatible = "fixed-clock";
99 compatible = "fixed-clock";
Dfvp-foundation-motherboard.dtsi21 compatible = "fixed-clock";
28 compatible = "fixed-clock";
35 compatible = "fixed-clock";
135 compatible = "regulator-fixed";
Dstm32mp251.dtsi30 compatible = "fixed-clock";
36 compatible = "fixed-clock";
42 compatible = "fixed-clock";
48 compatible = "fixed-clock";
54 compatible = "fixed-clock";
Dcorstone700.dtsi51 compatible = "fixed-clock";
59 compatible = "fixed-clock";
67 compatible = "fixed-clock";
Dn1sdp-single-chip.dts34 compatible = "fixed-clock";
41 compatible = "fixed-clock";
Dtc.dts310 compatible = "fixed-clock";
317 compatible = "fixed-clock";
324 compatible = "fixed-clock";
389 compatible = "fixed-clock";
418 compatible = "fixed-clock";
438 compatible = "regulator-fixed";
460 compatible = "fixed-clock";
466 compatible = "fixed-clock";
Dstm32mp15xx-dhcor-io1v8.dtsi11 compatible = "regulator-fixed";
Drtsm_ve-motherboard.dtsi14 compatible = "fixed-clock";
21 compatible = "fixed-clock";
28 compatible = "fixed-clock";
35 compatible = "regulator-fixed";
Darm_fpga.dts68 compatible = "fixed-clock";
75 compatible = "fixed-clock";
Dstm32mp131.dtsi32 compatible = "fixed-clock";
38 compatible = "fixed-clock";
44 compatible = "fixed-clock";
50 compatible = "fixed-clock";
56 compatible = "fixed-clock";
Dstm32mp157c-lxa-mc1.dts40 compatible = "regulator-fixed";
Dn1sdp.dtsi71 compatible = "fixed-clock";
78 compatible = "fixed-clock";
Dfvp-ve-Cortex-A7x1.dts64 compatible = "fixed-clock";
Dstm32mp151.dtsi43 compatible = "fixed-clock";
49 compatible = "fixed-clock";
55 compatible = "fixed-clock";
61 compatible = "fixed-clock";
67 compatible = "fixed-clock";
Dstm32mp135f-dk.dts36 compatible = "regulator-fixed";
44 compatible = "regulator-fixed";
Dmorello-soc.dts279 compatible = "fixed-clock";
302 compatible = "fixed-clock";
453 compatible = "fixed-clock";
Dmorello-fvp.dts186 compatible = "fixed-clock";
Dstm32mp15xx-dkx.dtsi23 compatible = "regulator-fixed";
/trusted-firmware-a-latest/docs/design/
Dcpu-specific-build-macros.rst250 revisions of Cortex-A76 CPU. This errata is fixed in r3p0 but due to
303 CPU. This needs to be enabled for revision r0p0, it is fixed in r1p0.
365 fixed in r0p1.
369 fixed in r0p1.
468 CPU. This needs to be enabled for revision r0p0 of the CPU, it is fixed in
472 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed
476 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed
480 CPU. This needs to be enabled only for revisions r0p0 and r1p0, it is fixed
514 It has been fixed in r1p2.
523 It has been fixed in r1p2.
[all …]
/trusted-firmware-a-latest/docs/security_advisories/
Dsecurity-advisory-tfv-5.rst50 NOTE: The original pull request referenced above only fixed the issue for S-EL1
51 whereas the EL3 was fixed in the later commits.
Dsecurity-advisory-tfv-11.rst65 The vulnerability is fixed by ensuring that the Interrupt ID provided by the
/trusted-firmware-a-latest/drivers/st/clk/
Dstm32mp1_clk.c244 uint8_t fixed; /* Relates to enum stm32mp1_parent_id */ member
276 .fixed = _UNKNOWN_ID, \
288 .fixed = (f), \
300 .fixed = _UNKNOWN_ID, \
312 .fixed = (f), \
734 return (enum stm32mp1_parent_id)(gate_ref(i)->fixed); in stm32mp1_clk_get_fixed_parent()
/trusted-firmware-a-latest/docs/threat_model/
Dthreat_model_fvp_r.rst89 fvp_r implementation is limited to BL1, since BL1's regions are fixed,

12