Home
last modified time | relevance | path

Searched refs:clr_bit (Results 1 – 4 of 4) sorted by relevance

/trusted-firmware-a-latest/plat/mediatek/mt8183/drivers/devapc/
Ddevapc.c37 uint32_t clr_bit; in set_master_domain() local
42 clr_bit = 0xF << (4 * domain_index); in set_master_domain()
46 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_master_domain()
53 uint32_t clr_bit; in set_master_domain_remap_infra() local
58 clr_bit = 0x7 << (domain_emi_view * 3); in set_master_domain_remap_infra()
60 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_master_domain_remap_infra()
64 clr_bit = 0x7 << (domain_emi_view * 3 + 1); in set_master_domain_remap_infra()
66 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_master_domain_remap_infra()
69 clr_bit = 0x3 << (domain_emi_view * 3); in set_master_domain_remap_infra()
71 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_master_domain_remap_infra()
[all …]
/trusted-firmware-a-latest/plat/mediatek/drivers/apusys/mt8188/
Dapusys_devapc.c152 uint32_t clr_bit; in set_slave_ao_ctrl_apc() local
170 clr_bit = (DEVAPC_MASK << (apc_set_index * DEVAPC_DOM_SHIFT)); in set_slave_ao_ctrl_apc()
176 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_slave_ao_ctrl_apc()
187 uint32_t clr_bit; in set_slave_noc_dapc_rcx() local
205 clr_bit = (DEVAPC_MASK << (apc_set_index * DEVAPC_DOM_SHIFT)); in set_slave_noc_dapc_rcx()
210 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_slave_noc_dapc_rcx()
221 uint32_t clr_bit; in set_slave_rcx_ctrl_apc() local
239 clr_bit = (DEVAPC_MASK << (apc_set_index * DEVAPC_DOM_SHIFT)); in set_slave_rcx_ctrl_apc()
244 mmio_clrsetbits_32(base, clr_bit, set_bit); in set_slave_rcx_ctrl_apc()
/trusted-firmware-a-latest/plat/mediatek/mt8192/drivers/apusys/
Dmtk_apusys_apc.c105 uint32_t clr_bit; in set_slave_noc_dapc() local
118 clr_bit = 0xFFFFFFFF ^ (0x3U << (apc_set_index * 2)); in set_slave_noc_dapc()
125 apuapc_writel(apuapc_readl(base) & clr_bit, base); in set_slave_noc_dapc()
393 uint32_t clr_bit; in set_slave_apc() local
406 clr_bit = 0xFFFFFFFF ^ (0x3U << (apc_set_index * 2)); in set_slave_apc()
413 apuapc_writel(apuapc_readl(base) & clr_bit, base); in set_slave_apc()
/trusted-firmware-a-latest/plat/mediatek/mt8192/drivers/devapc/
Ddevapc.c2399 uint32_t clr_bit; in set_module_apc() local
2405 clr_bit = (0x3U << (apc_set_index * 2)); in set_module_apc()
2460 mmio_clrsetbits_32(reg, clr_bit, set_bit); in set_module_apc()