| /trusted-firmware-a-latest/drivers/nxp/i2c/ |
| D | i2c.c | 94 static int i2c_write_addr(struct ls_i2c *ccsr_i2c, unsigned char chip, in i2c_write_addr() argument
105 if (i2c_in(&ccsr_i2c->ad) == (chip << 1)) { in i2c_write_addr()
123 VERBOSE("Before writing chip %d\n", chip); in i2c_write_addr()
126 ret = tx_byte(ccsr_i2c, chip << 1); in i2c_write_addr()
144 static int read_data(struct ls_i2c *ccsr_i2c, unsigned char chip, in read_data() argument
182 static int write_data(struct ls_i2c *ccsr_i2c, unsigned char chip, in write_data() argument
200 int i2c_read(unsigned char chip, int addr, int alen, in i2c_read() argument
207 ret = i2c_write_addr(ccsr_i2c, chip, addr, alen); in i2c_read()
217 ret = tx_byte(ccsr_i2c, (chip << 1) | 1); in i2c_read()
223 return read_data(ccsr_i2c, chip, buf, len); in i2c_read()
[all …]
|
| /trusted-firmware-a-latest/include/drivers/nxp/i2c/ |
| D | i2c.h | 46 int i2c_read(unsigned char chip, int addr, int alen,
48 int i2c_write(unsigned char chip, int addr, int alen,
50 int i2c_probe_chip(unsigned char chip);
|
| /trusted-firmware-a-latest/include/drivers/marvell/ |
| D | i2c.h | 14 int i2c_read(uint8_t chip,
17 int i2c_write(uint8_t chip,
|
| /trusted-firmware-a-latest/include/drivers/mentor/ |
| D | mi2cv.h | 34 int i2c_read(uint8_t chip,
37 int i2c_write(uint8_t chip,
|
| /trusted-firmware-a-latest/drivers/mentor/i2c/ |
| D | mi2cv.c | 273 static int mentor_i2c_probe(uint8_t chip) in mentor_i2c_probe() argument
285 ret = mentor_i2c_address_set(chip, I2C_CMD_WRITE); in mentor_i2c_probe()
390 static int mentor_i2c_target_offset_set(uint8_t chip, uint32_t addr, int alen) in mentor_i2c_target_offset_set() argument
487 int i2c_read(uint8_t chip, uint32_t addr, int alen, uint8_t *buffer, int len) in i2c_read() argument
493 mentor_i2c_probe(chip); in i2c_read()
517 ret = mentor_i2c_address_set(chip, I2C_CMD_WRITE); in i2c_read()
521 ret = mentor_i2c_target_offset_set(chip, addr, alen); in i2c_read()
529 ret = mentor_i2c_address_set(chip, I2C_CMD_READ); in i2c_read()
566 int i2c_write(uint8_t chip, uint32_t addr, int alen, uint8_t *buffer, int len) in i2c_write() argument
588 ret = mentor_i2c_address_set(chip, I2C_CMD_WRITE); in i2c_write()
[all …]
|
| /trusted-firmware-a-latest/docs/threat_model/ |
| D | threat_model_arm_cca.rst | 36 - All TF-A images run from on-chip memory. Data used by these images also live
37 in on-chip memory. This means TF-A is not vulnerable to an attacker that can
38 probe or tamper with off-chip memory.
42 *[R0147] Monitor code executes entirely from on-chip memory.*
45 *than GPT, is either held in on-chip memory, or in external memory but with*
53 read-only memory or write-protected memory. This could be on-chip ROM, on-chip
54 OTP, locked on-chip flash, or write-protected on-chip RAM for example.
61 *[R0050] If all or part of initial boot code is instantiated in on-chip*
|
| /trusted-firmware-a-latest/plat/brcm/board/stingray/include/ |
| D | bl33_info.h | 34 struct chip_info chip; member
|
| /trusted-firmware-a-latest/docs/plat/ |
| D | mt8183.rst | 5 The chip incorporates eight cores - four Cortex-A53 little cores and Cortex-A73.
|
| D | mt8186.rst | 5 The chip incorporates eight cores - six Cortex-A55 little cores and two Cortex-A76.
|
| D | mt8192.rst | 5 The chip incorporates eight cores - four Cortex-A55 little cores and Cortex-A76.
|
| D | mt8195.rst | 5 The chip incorporates eight cores - four Cortex-A55 little cores and Cortex-A76.
|
| D | socionext-uniphier.rst | 8 image from a non-volatile storage to the on-chip SRAM, and jumps over to it.
14 `UniPhier BL`_. This loader runs in the on-chip SRAM, initializes the DRAM,
27 ROM (and verified if the chip fuses are blown).
36 compressed-BL2 appended) into the on-chip SRAM. If the SoC fuses are blown,
41 This runs in the on-chip SRAM. After the minimum SoC initialization and DRAM
|
| D | mt8188.rst | 5 The chip incorporates eight cores - six Cortex-A55 little cores and two Cortex-A78.
|
| /trusted-firmware-a-latest/plat/arm/board/rde1edge/fdts/ |
| D | rde1edge_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/n1sdp/fdts/ |
| D | n1sdp_nt_fw_config.dts | 19 secondary-chip-count = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/sgi575/fdts/ |
| D | sgi575_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/rdn1edge/fdts/ |
| D | rdn1edge_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/rdv1/fdts/ |
| D | rdv1_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/rdv1mc/fdts/ |
| D | rdv1mc_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/n1sdp/ |
| D | platform.mk | 59 FDT_SOURCES += fdts/${PLAT}-single-chip.dts \
60 fdts/${PLAT}-multi-chip.dts \
|
| /trusted-firmware-a-latest/plat/arm/board/morello/fdts/ |
| D | morello_nt_fw_config.dts | 21 remote-chip-count = <0x0>;
|
| /trusted-firmware-a-latest/plat/arm/board/rdn2/fdts/ |
| D | rdn2_nt_fw_config.dts | 20 multi-chip-mode = <0x0>;
|
| /trusted-firmware-a-latest/drivers/nxp/ddr/nxp-ddr/ |
| D | dimm.c | 22 int read_spd(unsigned char chip, void *buf, int len) in read_spd() argument
33 ret = i2c_read(chip, 0, 1, buf, 256); in read_spd()
36 ret = i2c_read(chip, 0, 1, buf + 256, min(256, len - 256)); in read_spd()
|
| /trusted-firmware-a-latest/include/drivers/nxp/ddr/ |
| D | dimm.h | 326 int read_spd(unsigned char chip, void *buf, int len);
|
| /trusted-firmware-a-latest/fdts/ |
| D | n1sdp-multi-chip.dts | 6 #include "n1sdp-single-chip.dts"
|
