Home
last modified time | relevance | path

Searched refs:arg_from_bl2 (Results 1 – 6 of 6) sorted by relevance

/trusted-firmware-a-latest/plat/nvidia/tegra/common/
Dtegra_bl31_setup.c95 struct tegra_bl31_params *arg_from_bl2 = plat_get_bl31_params(); in bl31_early_platform_setup2() local
110 assert(arg_from_bl2 != NULL); in bl31_early_platform_setup2()
111 assert(arg_from_bl2->bl33_ep_info != NULL); in bl31_early_platform_setup2()
112 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
114 if (arg_from_bl2->bl32_ep_info != NULL) { in bl31_early_platform_setup2()
115 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
118 memcpy(&bl32_args, &arg_from_bl2->bl32_ep_info->args, sizeof(bl32_args)); in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/intel/soc/n5x/
Dbl31_plat_setup.c73 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
76 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
77 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
79 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
80 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/intel/soc/agilex/
Dbl31_plat_setup.c92 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
95 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
96 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
98 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
99 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/intel/soc/stratix10/
Dbl31_plat_setup.c80 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
83 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
84 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
86 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
87 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/intel/soc/agilex5/
Dbl31_plat_setup.c117 struct socfpga_bl31_params *arg_from_bl2 = in bl31_early_platform_setup2() local
120 assert(arg_from_bl2->h.type == PARAM_BL31); in bl31_early_platform_setup2()
121 assert(arg_from_bl2->h.version >= VERSION_1); in bl31_early_platform_setup2()
123 bl32_image_ep_info = *arg_from_bl2->bl32_ep_info; in bl31_early_platform_setup2()
124 bl33_image_ep_info = *arg_from_bl2->bl33_ep_info; in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/nvidia/tegra/soc/t186/
Dplat_setup.c190 const struct tegra_bl31_params *arg_from_bl2 = plat_get_bl31_params(); in plat_early_platform_setup() local
223 plat_relocate_bl32_image(arg_from_bl2->bl32_image_info); in plat_early_platform_setup()