Searched refs:alignment (Results 1 – 16 of 16) sorted by relevance
| /trusted-firmware-a-latest/lib/transfer_list/ |
| D | transfer_list.c | 28 NOTICE("alignment 0x%x\n", tl->alignment); in transfer_list_dump() 68 tl->alignment = TRANSFER_LIST_INIT_MAX_ALIGN; // initial max align in transfer_list_init() 94 align_mask = (1 << tl->alignment) - 1; in transfer_list_relocate() 99 new_addr += (1 << tl->alignment); in transfer_list_relocate() 306 if (round_up_overflow(mov_dis, 1 << tl->alignment, in transfer_list_set_data_size() 410 const void *data, uint8_t alignment) in transfer_list_add_with_align() argument 423 if (!is_aligned(ev, 1 << alignment)) { in transfer_list_add_with_align() 427 new_tl_ev = round_up(ev, 1 << alignment) - in transfer_list_add_with_align() 439 if (alignment > tl->alignment) { in transfer_list_add_with_align() 440 tl->alignment = alignment; in transfer_list_add_with_align()
|
| /trusted-firmware-a-latest/bl2u/ |
| D | bl2u.mk | 18 BL2U_LDFLAGS += -Wl,--sort-section=alignment 20 BL2U_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/services/std_svc/rmmd/trp/ |
| D | trp.mk | 14 RMM_LDFLAGS += -Wl,--sort-section=alignment 16 RMM_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/bl1/ |
| D | bl1.mk | 33 BL1_LDFLAGS += -Wl,--sort-section=alignment 35 BL1_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/plat/nvidia/tegra/scat/ |
| D | bl31.scat | 48 /* Ensure 8-byte alignment for descriptors and ensure inclusion */ 55 /* Ensure 8-byte alignment for descriptors and ensure inclusion */ 63 * Ensure 8-byte alignment for cpu_ops so that its fields are also 74 * security. GOT is a table of addresses so ensure 8-byte alignment. 104 * individual permissions to them, so the actual alignment needed is 4K. 135 * this section correctly. Ensure 8-byte alignment so that the fields of
|
| /trusted-firmware-a-latest/include/lib/ |
| D | transfer_list.h | 51 uint8_t alignment; // max alignment of TE data member 105 const void *data, uint8_t alignment);
|
| /trusted-firmware-a-latest/bl32/tsp/ |
| D | tsp.mk | 28 BL32_LDFLAGS += -Wl,--sort-section=alignment 30 BL32_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/bl2/ |
| D | bl2.mk | 19 BL2_LDFLAGS += -Wl,--sort-section=alignment 21 BL2_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/bl32/sp_min/ |
| D | sp_min.mk | 61 BL32_LDFLAGS += -Wl,--sort-section=alignment 63 BL32_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/bl31/ |
| D | bl31.mk | 163 BL31_LDFLAGS += -Wl,--sort-section=alignment 165 BL31_LDFLAGS += --sort-section=alignment
|
| /trusted-firmware-a-latest/plat/common/ |
| D | ubsan.c | 28 unsigned long alignment; member
|
| /trusted-firmware-a-latest/docs/components/ |
| D | granule-protection-tables-design.rst | 214 Sample Calculation for L0 memory size and alignment 226 Sample calculation for L1 table size and alignment
|
| D | secure-partition-manager-mm.rst | 652 There are no alignment restrictions on the Base Address. The permission 725 The alignment of the Base Address must be greater than or equal to the size
|
| D | sdei.rst | 343 /* Save link register whilst maintaining stack alignment */
|
| /trusted-firmware-a-latest/docs/design/ |
| D | firmware-design.rst | 1629 End address of a given section named ``<SECTION>``. If there is an alignment 1638 rounding up due to some alignment constraint. 1643 alignment constraint on the section's end address then ``__<SECTION>_SIZE__`` 1651 rounding up due to some alignment constraint. In other words, 2392 The 2KB alignment for the exception vectors is an architectural
|
| /trusted-firmware-a-latest/docs/ |
| D | change-log.md | 950 …- validate memory address alignment ([327b5b8](https://review.trustedfirmware.org/plugins/gitiles/… 951 …- validate shmem descriptor alignment ([dd94372](https://review.trustedfirmware.org/plugins/gitile… 6202 - Fixed incorrect alignment of TZDRAM base address 6435 - Reduce space lost to object alignment 7075 alignment is now supported on the Juno platform. When `USE_ROMLIB` is set 7415 - Code hygiene changes and alignment with MISRA C-2012 guideline with fixes 7638 - Code hygiene changes and alignment with MISRA guideline: 7688 alignment needed between memory attributes and attributes specified in 8058 to leave EL3 for a lower EL. This gives better alignment with the Arm ARM 8379 - Better alignment with version 1.0 of the PSCI specification.
|