Home
last modified time | relevance | path

Searched refs:act_to_act_bank (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a-latest/plat/intel/soc/agilex/soc/
Dagilex_memory_controller.c179 bw_ratio_extended, auto_precharge = 0, act_to_act_bank, faw, in configure_ddr_sched_ctrl_regs() local
213 act_to_act_bank = ACT_TO_ACT_DIFF_BANK(data); in configure_ddr_sched_ctrl_regs()
289 act_to_act_bank << AGX_MPFE_DDR_MAIN_SCHED_ACTIVATE_RRD_OFST); in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/agilex5/soc/
Dagilex5_memory_controller.c180 bw_ratio_extended, auto_precharge = 0, act_to_act_bank, faw, in configure_ddr_sched_ctrl_regs() local
214 act_to_act_bank = ACT_TO_ACT_DIFF_BANK(data); in configure_ddr_sched_ctrl_regs()
290 act_to_act_bank << AGX_MPFE_DDR_MAIN_SCHED_ACTIVATE_RRD_OFST); in configure_ddr_sched_ctrl_regs()
/trusted-firmware-a-latest/plat/intel/soc/stratix10/soc/
Ds10_memory_controller.c208 bw_ratio_extended, auto_precharge = 0, act_to_act_bank, faw, in configure_ddr_sched_ctrl_regs() local
242 act_to_act_bank = ACT_TO_ACT_DIFF_BANK(data); in configure_ddr_sched_ctrl_regs()
318 act_to_act_bank << S10_MPFE_DDR_MAIN_SCHED_ACTIVATE_RRD_OFST); in configure_ddr_sched_ctrl_regs()