Home
last modified time | relevance | path

Searched refs:UART0_BASE (Results 1 – 21 of 21) sorted by relevance

/trusted-firmware-a-latest/plat/rockchip/rk3368/
Drk3368_def.h38 #define UART0_BASE 0xff180000 macro
/trusted-firmware-a-latest/plat/mediatek/mt8195/
Dbl31_plat_setup.c75 console_16550_register(UART0_BASE, UART_CLOCK, UART_BAUDRATE, &console); in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/mediatek/mt8186/
Dbl31_plat_setup.c75 console_16550_register(UART0_BASE, UART_CLOCK, UART_BAUDRATE, &console); in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/mediatek/mt8192/
Dbl31_plat_setup.c76 console_16550_register(UART0_BASE, UART_CLOCK, UART_BAUDRATE, &console); in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/rockchip/rk3288/
Drk3288_def.h31 #define UART0_BASE 0xff180000 macro
/trusted-firmware-a-latest/plat/qemu/qemu/include/
Dplatform_def.h210 #define UART0_BASE 0x09000000 macro
215 #define PLAT_QEMU_BOOT_UART_BASE UART0_BASE
/trusted-firmware-a-latest/plat/qemu/qemu_sbsa/include/
Dplatform_def.h180 #define UART0_BASE 0x60000000 macro
189 #define PLAT_QEMU_BOOT_UART_BASE UART0_BASE
/trusted-firmware-a-latest/plat/mediatek/mt8192/include/
Dplatform_def.h66 #define UART0_BASE (IO_PHYS + 0x01002000) macro
/trusted-firmware-a-latest/plat/mediatek/mt8186/include/
Dplatform_def.h59 #define UART0_BASE (IO_PHYS + 0x01002000) macro
/trusted-firmware-a-latest/plat/rockchip/rk3328/
Drk3328_def.h18 #define UART0_BASE 0xff110000 macro
/trusted-firmware-a-latest/plat/mediatek/mt8195/include/
Dplatform_def.h70 #define UART0_BASE (IO_PHYS + 0x01001100) macro
/trusted-firmware-a-latest/plat/mediatek/mt8183/
Dbl31_plat_setup.c127 console_16550_register(UART0_BASE, UART_CLOCK, UART_BAUDRATE, &console); in bl31_early_platform_setup2()
/trusted-firmware-a-latest/plat/rockchip/px30/
Dpx30_def.h31 #define UART0_BASE 0xff030000 macro
/trusted-firmware-a-latest/plat/rockchip/rk3399/include/shared/
Daddressmap_shared.h21 #define UART0_BASE (MMIO_BASE + 0x07180000) macro
/trusted-firmware-a-latest/plat/mediatek/mt8188/include/
Dplatform_def.h77 #define UART0_BASE (IO_PHYS + 0x01002000) macro
/trusted-firmware-a-latest/plat/rockchip/common/
Dparams_setup.c83 uart_base = UART0_BASE; in plat_rockchip_dt_process_fdt_uart()
/trusted-firmware-a-latest/plat/rockchip/rk3328/drivers/soc/
Dsoc.c22 MAP_REGION_FLAT(UART0_BASE, UART0_SIZE,
/trusted-firmware-a-latest/plat/mediatek/drivers/uart/
Duart.c13 UART0_BASE,
/trusted-firmware-a-latest/plat/rockchip/rk3288/drivers/soc/
Dsoc.c37 MAP_REGION_FLAT(UART0_BASE, UART0_SIZE,
/trusted-firmware-a-latest/plat/mediatek/mt8183/include/
Dplatform_def.h99 #define UART0_BASE (IO_PHYS + 0x01002000) macro
/trusted-firmware-a-latest/plat/rockchip/rk3368/drivers/soc/
Dsoc.c33 MAP_REGION_FLAT(UART0_BASE, UART0_SIZE,