Searched refs:STM32MP_DDR_BASE (Results 1 – 9 of 9) sorted by relevance
| /trusted-firmware-a-latest/drivers/st/ddr/ |
| D | stm32mp_ddr_test.c | 23 uint32_t saved_value = mmio_read_32(STM32MP_DDR_BASE); in stm32mp_ddr_test_rw_access()
25 mmio_write_32(STM32MP_DDR_BASE, DDR_PATTERN); in stm32mp_ddr_test_rw_access()
27 if (mmio_read_32(STM32MP_DDR_BASE) != DDR_PATTERN) { in stm32mp_ddr_test_rw_access()
28 return STM32MP_DDR_BASE; in stm32mp_ddr_test_rw_access()
31 mmio_write_32(STM32MP_DDR_BASE, saved_value); in stm32mp_ddr_test_rw_access()
49 mmio_write_32(STM32MP_DDR_BASE, pattern); in stm32mp_ddr_test_data_bus()
51 if (mmio_read_32(STM32MP_DDR_BASE) != pattern) { in stm32mp_ddr_test_data_bus()
52 return STM32MP_DDR_BASE; in stm32mp_ddr_test_data_bus()
77 mmio_write_32(STM32MP_DDR_BASE + offset, DDR_PATTERN); in stm32mp_ddr_test_addr_bus()
81 mmio_write_32(STM32MP_DDR_BASE + testoffset, DDR_ANTIPATTERN); in stm32mp_ddr_test_addr_bus()
[all …]
|
| D | stm32mp1_ram.c | 150 priv->info.base = STM32MP_DDR_BASE; in stm32mp1_ddr_probe()
|
| /trusted-firmware-a-latest/fdts/ |
| D | stm32mp13-fw-config.dtsi | 15 #define DDR_NS_BASE STM32MP_DDR_BASE
17 #define DDR_SEC_BASE (STM32MP_DDR_BASE + (DDR_SIZE - DDR_SEC_SIZE))
|
| D | stm32mp15-fw-config.dtsi | 15 #define DDR_NS_BASE STM32MP_DDR_BASE
19 #define DDR_SHARE_BASE (STM32MP_DDR_BASE + (DDR_SIZE - DDR_SHARE_SIZE))
|
| /trusted-firmware-a-latest/plat/st/stm32mp2/ |
| D | stm32mp2_def.h | 36 #define STM32MP_DDR_BASE U(0x80000000) macro
87 #define STM32MP_BL33_BASE (STM32MP_DDR_BASE + U(0x04000000))
|
| /trusted-firmware-a-latest/plat/st/common/ |
| D | stm32mp_common.c | 125 return mmap_add_dynamic_region(STM32MP_DDR_BASE, STM32MP_DDR_BASE, in stm32mp_map_ddr_non_cacheable()
132 return mmap_remove_dynamic_region(STM32MP_DDR_BASE, in stm32mp_unmap_ddr()
|
| /trusted-firmware-a-latest/plat/st/stm32mp1/ |
| D | bl2_plat_setup.c | 161 ret = mmap_add_dynamic_region(STM32MP_DDR_BASE, STM32MP_DDR_BASE, in bl2_platform_setup()
447 paged_mem_params->image_info.image_base = STM32MP_DDR_BASE + in bl2_plat_handle_post_image_load()
|
| D | stm32mp1_def.h | 123 #define STM32MP_DDR_BASE U(0xC0000000) macro
182 #define STM32MP_BL33_BASE STM32MP_DDR_BASE
185 #define STM32MP_BL33_BASE (STM32MP_DDR_BASE + U(0x100000))
|
| D | stm32mp1_pm.c | 185 if (entrypoint < STM32MP_DDR_BASE) { in stm32_validate_ns_entrypoint()
|
