Home
last modified time | relevance | path

Searched refs:ROOT_CORE_ADDR (Results 1 – 10 of 10) sorted by relevance

/trusted-firmware-a-latest/plat/mediatek/mt8183/drivers/spm/
Dspm.c100 mmio_write_32(ROOT_CORE_ADDR, 0x10006208 + (cpu * 0x4)); in spm_set_cpu_status()
103 mmio_write_32(ROOT_CORE_ADDR, 0x1000621c + ((cpu - 4) * 0x4)); in spm_set_cpu_status()
Dspm.h264 #define ROOT_CORE_ADDR (SPM_BASE + 0x574) macro
/trusted-firmware-a-latest/plat/mediatek/drivers/spm/mt8188/
Dmt_spm_internal.c87 mmio_write_32(ROOT_CORE_ADDR, SPM_CPU0_PWR_CON + (cpu * 0x4) + 0x20000000); in __spm_set_cpu_status()
/trusted-firmware-a-latest/plat/mediatek/mt8195/drivers/spm/
Dmt_spm_internal.c138 mmio_write_32(ROOT_CORE_ADDR, root_core_addr); in __spm_set_cpu_status()
Dmt_spm_reg.h159 #define ROOT_CORE_ADDR (SPM_BASE + 0x2A4) macro
/trusted-firmware-a-latest/plat/mediatek/mt8188/include/
Dspm_reg.h147 #define ROOT_CORE_ADDR (SPM_BASE + 0x2A4) macro
/trusted-firmware-a-latest/plat/mediatek/mt8192/drivers/spm/
Dmt_spm_internal.c131 mmio_write_32(ROOT_CORE_ADDR, root_core_addr); in __spm_set_cpu_status()
Dmt_spm_reg.h162 #define ROOT_CORE_ADDR (SPM_BASE + 0x2A4) macro
/trusted-firmware-a-latest/plat/mediatek/mt8186/drivers/spm/
Dmt_spm_internal.c122 mmio_write_32(ROOT_CORE_ADDR, root_core_addr); in __spm_set_cpu_status()
Dmt_spm_reg.h143 #define ROOT_CORE_ADDR (SPM_BASE + 0x2A4) macro