Home
last modified time | relevance | path

Searched refs:MPIDR_CLUSTER_MASK (Results 1 – 25 of 85) sorted by relevance

1234

/trusted-firmware-a-latest/plat/mediatek/mt8173/
Dpower_tracer.c19 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
24 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
29 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS, in trace_power_flow()
34 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
38 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
42 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS); in trace_power_flow()
Dscu.c14 if (mpidr & MPIDR_CLUSTER_MASK) in disable_scu()
24 if (mpidr & MPIDR_CLUSTER_MASK) in enable_scu()
/trusted-firmware-a-latest/plat/mediatek/mt8183/aarch64/
Dplat_helpers.S16 and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
31 and x0, x0, #MPIDR_CLUSTER_MASK
/trusted-firmware-a-latest/plat/mediatek/mt8173/aarch64/
Dplat_helpers.S31 and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
46 and x0, x0, #MPIDR_CLUSTER_MASK
/trusted-firmware-a-latest/plat/mediatek/mt8183/
Dscu.c21 switch (mpidr & MPIDR_CLUSTER_MASK) { in disable_scu()
42 switch (mpidr & MPIDR_CLUSTER_MASK) { in enable_scu()
/trusted-firmware-a-latest/plat/mediatek/mt8173/drivers/spm/
Dspm_mcdi.c307 int cluster_id = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in spm_mcdi_wfi_sel_enter()
358 int cluster_id = (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in spm_mcdi_wfi_sel_leave()
408 unsigned long cluster_id = mpidr & MPIDR_CLUSTER_MASK; in spm_mcdi_set_cputop_pwrctrl_for_cluster_off()
440 unsigned long cluster_id = mpidr & MPIDR_CLUSTER_MASK; in spm_mcdi_clear_cputop_pwrctrl_for_cluster_on()
495 linear_id = ((mpidr & MPIDR_CLUSTER_MASK) >> 6) | in spm_mcdi_finish_for_on_state()
Dspm_hotplug.c240 linear_id = ((mpidr & MPIDR_CLUSTER_MASK) >> 6) | in spm_hotplug_on()
261 linear_id = ((mpidr & MPIDR_CLUSTER_MASK) >> 6) | in spm_hotplug_off()
/trusted-firmware-a-latest/plat/rockchip/common/aarch32/
Dplat_helpers.S43 and r0, r0, #MPIDR_CLUSTER_MASK
69 ldr r1, =(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
102 and r6, r0, #MPIDR_CLUSTER_MASK
/trusted-firmware-a-latest/plat/rockchip/common/aarch64/
Dplat_helpers.S57 and x0, x0, #MPIDR_CLUSTER_MASK
79 and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
106 and x20, x0, #MPIDR_CLUSTER_MASK
/trusted-firmware-a-latest/plat/xilinx/zynqmp/
Dplat_zynqmp.c13 if (mpidr & MPIDR_CLUSTER_MASK) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/xilinx/versal/
Dplat_versal.c13 if ((mpidr & MPIDR_CLUSTER_MASK) != 0U) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/hisilicon/poplar/
Dplat_topology.c26 if (mpidr & MPIDR_CLUSTER_MASK) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/imx/imx93/
Dplat_topology.c32 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/aspeed/ast2700/
Dplat_helpers.S31 and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
42 and x0, x0, #MPIDR_CLUSTER_MASK
Dplat_topology.c27 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/rockchip/common/
Dplat_topology.c30 cluster_id = mpidr & MPIDR_CLUSTER_MASK; in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/hisilicon/hikey960/
Dhikey960_pm.c66 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_on()
97 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_off()
193 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_suspend()
269 (mpidr & MPIDR_CLUSTER_MASK) >> MPIDR_AFFINITY_BITS; in hikey960_pwr_domain_suspend_finish()
Dhikey960_topology.c49 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/intel/soc/common/
Dsocfpga_topology.c33 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/nuvoton/common/
Dnuvoton_topology.c38 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/amlogic/common/
Daml_topology.c40 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/arm/board/a5ds/
Da5ds_topology.c35 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/imx/common/
Dimx8_topology.c29 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/rpi/common/
Drpi3_topology.c42 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) { in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/hisilicon/hikey/
Dhikey_topology.c49 if (mpidr & ~(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)) in plat_core_pos_by_mpidr()

1234