Home
last modified time | relevance | path

Searched refs:MPIDR_AFFLVL1_VAL (Results 1 – 25 of 48) sorted by relevance

12

/trusted-firmware-a-latest/plat/hisilicon/hikey/
Dhikey_pm.c37 cluster = MPIDR_AFFLVL1_VAL(mpidr); in hikey_pwr_domain_on()
39 curr_cluster = MPIDR_AFFLVL1_VAL(read_mpidr()); in hikey_pwr_domain_on()
56 cluster = MPIDR_AFFLVL1_VAL(mpidr); in hikey_pwr_domain_on_finish()
65 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in hikey_pwr_domain_on_finish()
82 cluster = MPIDR_AFFLVL1_VAL(mpidr); in hikey_pwr_domain_off()
90 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in hikey_pwr_domain_off()
121 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in hikey_pwr_domain_suspend()
149 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in hikey_pwr_domain_suspend_finish()
/trusted-firmware-a-latest/drivers/nxp/interconnect/
Dls_ccn.c18 ccn_enter_snoop_dvm_domain(1ULL << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_ls_interconnect_enter_coherency()
30 ccn_exit_snoop_dvm_domain(1ULL << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_ls_interconnect_exit_coherency()
Dls_cci.c25 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_ls_interconnect_enter_coherency()
37 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_ls_interconnect_exit_coherency()
/trusted-firmware-a-latest/plat/socionext/synquacer/
Dsq_ccn.c36 ccn_enter_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_sq_interconnect_enter_coherency()
44 ccn_exit_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_sq_interconnect_exit_coherency()
/trusted-firmware-a-latest/plat/brcm/common/
Dbrcm_ccn.c30 ccn_enter_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_brcm_interconnect_enter_coherency()
35 ccn_exit_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_brcm_interconnect_exit_coherency()
/trusted-firmware-a-latest/plat/marvell/armada/common/
Dmarvell_cci.c42 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_marvell_interconnect_enter_coherency()
51 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_marvell_interconnect_exit_coherency()
/trusted-firmware-a-latest/plat/arm/common/
Darm_cci.c41 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_arm_interconnect_enter_coherency()
49 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_arm_interconnect_exit_coherency()
Darm_ccn.c48 ccn_enter_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_arm_interconnect_enter_coherency()
56 ccn_exit_snoop_dvm_domain(1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in plat_arm_interconnect_exit_coherency()
/trusted-firmware-a-latest/plat/imx/imx8qm/
Dimx8qm_psci.c77 unsigned int cluster_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_on()
108 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in imx_pwr_domain_on_finish()
117 unsigned int cluster_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_off()
136 unsigned int cluster_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_domain_suspend()
154 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in imx_domain_suspend()
167 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in imx_domain_suspend()
212 unsigned int cluster_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_domain_suspend_finish()
251 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in imx_domain_suspend_finish()
263 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(mpidr)); in imx_domain_suspend_finish()
/trusted-firmware-a-latest/plat/imx/imx93/
Dimx93_psci.c72 core_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_on()
99 unsigned int core_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_on_finish()
128 unsigned int core_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_off()
150 unsigned int core_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_suspend()
175 unsigned int core_id = MPIDR_AFFLVL1_VAL(mpidr); in imx_pwr_domain_suspend_finish()
Dplat_topology.c36 cpu_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/rockchip/common/aarch64/
Dplatform_common.c78 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
85 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
/trusted-firmware-a-latest/plat/socionext/uniphier/
Duniphier_cci.c27 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in __uniphier_cci_enable()
32 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in __uniphier_cci_disable()
/trusted-firmware-a-latest/plat/qti/msm8916/
Dmsm8916_pm.c30 #define MPIDR_APCS_CLUSTER(mpidr) !MPIDR_AFFLVL1_VAL(mpidr)
64 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in msm8916_pwr_domain_on_finish()
Dmsm8916_topology.c24 unsigned int cluster = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/mediatek/mt8173/aarch64/
Dplatform_common.c83 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
88 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
/trusted-firmware-a-latest/plat/arm/board/fvp/
Dfvp_topology.c94 cpu_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
99 clus_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/renesas/common/
Dbl31_plat_setup.c59 cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_enable()
64 cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr())); in plat_cci_disable()
/trusted-firmware-a-latest/plat/brcm/board/stingray/src/
Dbrcm_pm_ops.c77 unsigned long cluster_id = MPIDR_AFFLVL1_VAL(read_mpidr()); in brcm_pwr_domain_on_finish()
105 switch (MPIDR_AFFLVL1_VAL(mpidr)) { in brcm_power_down_common()
123 ERROR("Invalid cluster #%" PRIx64 "\n", MPIDR_AFFLVL1_VAL(mpidr)); in brcm_power_down_common()
172 unsigned long cluster_id = MPIDR_AFFLVL1_VAL(read_mpidr_el1()); in brcm_pwr_domain_off()
/trusted-firmware-a-latest/plat/allwinner/common/
Dsunxi_topology.c23 unsigned int cluster = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/nuvoton/common/
Dnuvoton_topology.c42 cluster_id = (unsigned int)MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/imx/common/
Dimx8_topology.c32 cluster_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/xilinx/versal_net/
Dplat_topology.c48 cpu_id = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/plat/ti/k3/common/
Dk3_topology.c28 unsigned int cluster = MPIDR_AFFLVL1_VAL(mpidr); in plat_core_pos_by_mpidr()
/trusted-firmware-a-latest/drivers/nxp/pmu/
Dpmu.c26 | (1 << MPIDR_AFFLVL1_VAL(read_mpidr_el1())); in enable_timer_base_to_cluster()

12