Home
last modified time | relevance | path

Searched refs:LPCR_A53_BSC (Results 1 – 9 of 9) sorted by relevance

/trusted-firmware-a-latest/plat/imx/imx8m/imx8mq/
Dgpc.c279 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_set_cluster_powerdown()
282 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_set_cluster_powerdown()
306 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_set_cluster_powerdown()
309 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_set_cluster_powerdown()
408 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_gpc_init()
412 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_gpc_init()
/trusted-firmware-a-latest/plat/imx/imx8m/
Dgpc_common.c153 mmio_clrsetbits_32(IMX_GPC_BASE + LPCR_A53_BSC, A53_CLK_ON_LPM, in imx_set_cluster_powerdown()
172 mmio_clrsetbits_32(IMX_GPC_BASE + LPCR_A53_BSC, 0xf, A53_CLK_ON_LPM); in imx_set_cluster_powerdown()
199 mmio_clrsetbits_32(IMX_GPC_BASE + LPCR_A53_BSC, A53_CORE_WUP_SRC(last_core), in imx_set_sys_wakeup()
202 mmio_clrsetbits_32(IMX_GPC_BASE + LPCR_A53_BSC, IRQ_SRC_A53_WUP, in imx_set_sys_wakeup()
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mn/
Dgpc.c156 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_gpc_init()
161 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_gpc_init()
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mq/include/
Dgpc_reg.h10 #define LPCR_A53_BSC 0x0 macro
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mn/include/
Dgpc_reg.h10 #define LPCR_A53_BSC 0x0 macro
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mm/
Dgpc.c323 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_gpc_init()
328 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_gpc_init()
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mm/include/
Dgpc_reg.h10 #define LPCR_A53_BSC 0x0 macro
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mp/include/
Dgpc_reg.h10 #define LPCR_A53_BSC 0x0 macro
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mp/
Dgpc.c323 val = mmio_read_32(IMX_GPC_BASE + LPCR_A53_BSC); in imx_gpc_init()
328 mmio_write_32(IMX_GPC_BASE + LPCR_A53_BSC, val); in imx_gpc_init()