Home
last modified time | relevance | path

Searched refs:GIC_SPI (Results 1 – 17 of 17) sorted by relevance

/trusted-firmware-a-latest/fdts/
Dfvp-base-psci-common.dtsi182 interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
204 interrupt-map = <0 0 0 &gic 0 GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
205 <0 0 1 &gic 0 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
206 <0 0 2 &gic 0 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
207 <0 0 3 &gic 0 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
208 <0 0 4 &gic 0 GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
209 <0 0 5 &gic 0 GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
210 <0 0 6 &gic 0 GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
211 <0 0 7 &gic 0 GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
212 <0 0 8 &gic 0 GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
[all …]
Dfvp-ve-Cortex-A7x1.dts82 interrupt-map = <0 0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
83 <0 0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
84 <0 0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
85 <0 0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
86 <0 0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
87 <0 0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
88 <0 0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
89 <0 0 7 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
90 <0 0 8 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
91 <0 0 9 &gic GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
[all …]
Dfvp-ve-Cortex-A5x1.dts147 interrupt-map = <0 0 0 &gic GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
148 <0 0 1 &gic GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
149 <0 0 2 &gic GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
150 <0 0 3 &gic GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
151 <0 0 4 &gic GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
152 <0 0 5 &gic GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
153 <0 0 6 &gic GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
154 <0 0 7 &gic GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
155 <0 0 8 &gic GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
156 <0 0 9 &gic GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
[all …]
Dmorello-fvp.dts126 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
132 interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
138 interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
144 interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
150 interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
156 interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
164 interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
Dstm32mp131.dtsi84 interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
93 interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
102 interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
111 interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
120 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
129 interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
142 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
154 interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
163 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
174 <&intc GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
[all …]
Dmorello-soc.dts144 interrupts = <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,
145 <GIC_SPI 237 IRQ_TYPE_EDGE_RISING>,
146 <GIC_SPI 40 IRQ_TYPE_EDGE_RISING>,
147 <GIC_SPI 236 IRQ_TYPE_EDGE_RISING>;
180 interrupts = <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
181 <GIC_SPI 230 IRQ_TYPE_EDGE_RISING>,
182 <GIC_SPI 41 IRQ_TYPE_EDGE_RISING>,
183 <GIC_SPI 229 IRQ_TYPE_EDGE_RISING>;
216 interrupts = <GIC_SPI 76 IRQ_TYPE_EDGE_RISING>,
217 <GIC_SPI 80 IRQ_TYPE_EDGE_RISING>,
[all …]
Dcorstone700_fpga.dts19 interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
28 interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
Dn1sdp.dtsi134 interrupts = <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
135 <GIC_SPI 229 IRQ_TYPE_EDGE_RISING>,
136 <GIC_SPI 230 IRQ_TYPE_EDGE_RISING>;
146 interrupts = <GIC_SPI 235 IRQ_TYPE_EDGE_RISING>,
147 <GIC_SPI 236 IRQ_TYPE_EDGE_RISING>,
148 <GIC_SPI 237 IRQ_TYPE_EDGE_RISING>;
204 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
Dstm32mp151.dtsi131 <&intc GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
201 interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
202 secure-interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
238 interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
270 interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
309 interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
318 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
328 interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
342 interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>;
355 secure-interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
[all …]
Dmorello.dtsi55 interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
56 <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>;
108 interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
Dn1sdp-multi-chip.dts60 interrupts = <GIC_SPI 715 IRQ_TYPE_EDGE_RISING>,
61 <GIC_SPI 716 IRQ_TYPE_EDGE_RISING>,
62 <GIC_SPI 717 IRQ_TYPE_EDGE_RISING>;
Dstm32mp15xc.dtsi12 interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
Dcorstone700_fvp.dts32 interrupts = <GIC_SPI 116 0xf04>;
Dn1sdp-single-chip.dts50 interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
Darm_fpga.dts84 interrupts = <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH>;
Dmorello-coresight.dtsi211 interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
/trusted-firmware-a-latest/include/dt-bindings/interrupt-controller/
Darm-gic.h16 #define GIC_SPI 0 macro