Home
last modified time | relevance | path

Searched refs:DRAM_SIZE (Results 1 – 17 of 17) sorted by relevance

/trusted-firmware-a-latest/plat/imx/imx7/picopi/include/
Dplatform_def.h71 #define DRAM_SIZE 0x20000000 macro
72 #define DRAM_LIMIT (DRAM_BASE + DRAM_SIZE)
/trusted-firmware-a-latest/plat/imx/imx7/warp7/include/
Dplatform_def.h73 #define DRAM_SIZE 0x20000000 macro
74 #define DRAM_LIMIT (DRAM_BASE + DRAM_SIZE)
/trusted-firmware-a-latest/plat/intel/soc/stratix10/include/
Dsocfpga_plat_def.h46 #define DRAM_SIZE (0x80000000) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex/include/
Dsocfpga_plat_def.h47 #define DRAM_SIZE (0x80000000) macro
/trusted-firmware-a-latest/plat/intel/soc/n5x/include/
Dsocfpga_plat_def.h48 #define DRAM_SIZE (0x80000000) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex5/include/
Dsocfpga_plat_def.h61 #define DRAM_SIZE (0x80000000) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex5/
Dbl2_plat_setup.c47 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE,
Dbl31_plat_setup.c177 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE, MT_MEMORY | MT_RW | MT_NS),
/trusted-firmware-a-latest/plat/intel/soc/agilex/
Dbl2_plat_setup.c37 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE,
Dbl31_plat_setup.c144 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE, MT_MEMORY | MT_RW | MT_NS),
/trusted-firmware-a-latest/plat/intel/soc/stratix10/
Dbl2_plat_setup.c36 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE,
Dbl31_plat_setup.c131 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE,
/trusted-firmware-a-latest/plat/intel/soc/n5x/
Dbl31_plat_setup.c124 MAP_REGION_FLAT(DRAM_BASE, DRAM_SIZE,
/trusted-firmware-a-latest/plat/intel/soc/agilex/soc/
Dagilex_memory_controller.c395 zeromem(DRAM_BASE, DRAM_SIZE); in configure_hmc_adaptor_regs()
/trusted-firmware-a-latest/plat/intel/soc/agilex5/soc/
Dagilex5_memory_controller.c396 zeromem((void *)DRAM_BASE, DRAM_SIZE); in configure_hmc_adaptor_regs()
/trusted-firmware-a-latest/plat/intel/soc/stratix10/soc/
Ds10_memory_controller.c407 zeromem(DRAM_BASE, DRAM_SIZE); in configure_hmc_adaptor_regs()
/trusted-firmware-a-latest/plat/intel/soc/common/
Dsocfpga_sip_svc.c292 if (addr + size > DRAM_BASE + DRAM_SIZE) { in is_address_in_ddr_range()