Searched refs:CTX_SPSR_EL3 (Results 1 – 13 of 13) sorted by relevance
| /trusted-firmware-a-latest/plat/nvidia/tegra/common/ |
| D | tegra_fiq_glue.c | 67 fiq_state[cpu].spsr_el3 = read_ctx_reg((el3state_ctx), (uint32_t)(CTX_SPSR_EL3)); in tegra_fiq_interrupt_handler()
|
| /trusted-firmware-a-latest/bl31/aarch64/ |
| D | ea_delegate.S | 257 stp x2, x3, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
307 ldp x1, x2, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
|
| D | runtime_exceptions.S | 382 stp x16, x17, [x6, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
543 stp x0, x1, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
|
| /trusted-firmware-a-latest/services/std_svc/drtm/ |
| D | drtm_main.c | 178 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_check_caller_el()
534 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3); in drtm_dl_reset_dlme_context()
556 write_ctx_reg(get_el3state_ctx(ns_ctx), CTX_SPSR_EL3, spsr_el3); in drtm_dl_reset_dlme_context()
563 uint64_t spsr_el3 = read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in drtm_dl_prepare_eret_to_dlme()
|
| /trusted-firmware-a-latest/plat/arm/common/aarch64/ |
| D | execution_state_switch.c | 61 spsr = read_ctx_reg(el3_ctx, CTX_SPSR_EL3); in arm_execution_state_switch()
|
| /trusted-firmware-a-latest/services/spd/trusty/ |
| D | trusty.c | 162 ctx->fiq_cpsr = SMC_GET_EL3(handle, CTX_SPSR_EL3); in trusty_fiq_handler()
183 ctx->fiq_handler_cpsr = SMC_GET_EL3(handle, CTX_SPSR_EL3); in trusty_set_fiq_handler()
314 CTX_SPSR_EL3)); in trusty_init()
|
| /trusted-firmware-a-latest/services/spd/tspd/ |
| D | tspd_main.c | 194 CTX_SPSR_EL3); in tspd_sel1_interrupt_handler()
392 CTX_SPSR_EL3, in tspd_smc_handler()
|
| /trusted-firmware-a-latest/bl1/aarch64/ |
| D | bl1_exceptions.S | 271 stp x16, x17, [x6, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
|
| /trusted-firmware-a-latest/services/std_svc/sdei/ |
| D | sdei_intr_mgmt.c | 175 disp_ctx->spsr_el3 = read_ctx_reg(tgt_el3, CTX_SPSR_EL3); in save_event_ctx()
195 write_ctx_reg(tgt_el3, CTX_SPSR_EL3, disp_ctx->spsr_el3); in restore_event_ctx()
|
| /trusted-firmware-a-latest/plat/qti/qtiseclib/src/ |
| D | qtiseclib_cb_interface.c | 141 read_ctx_reg(get_el3state_ctx(ctx), CTX_SPSR_EL3); in qtiseclib_cb_get_ns_ctx()
|
| /trusted-firmware-a-latest/lib/el3_runtime/aarch64/ |
| D | context_mgmt.c | 497 write_ctx_reg(state, CTX_SPSR_EL3, ep->spsr); in setup_context_common()
1465 write_ctx_reg(state, CTX_SPSR_EL3, spsr); in cm_set_elr_spsr_el3()
|
| D | context.S | 661 ldp x16, x17, [sp, #CTX_EL3STATE_OFFSET + CTX_SPSR_EL3]
|
| /trusted-firmware-a-latest/include/lib/el3_runtime/aarch64/ |
| D | context.h | 61 #define CTX_SPSR_EL3 U(0x18) macro
|
