Home
last modified time | relevance | path

Searched refs:CSS_SGI_ADDR_BITS_PER_CHIP (Results 1 – 7 of 7) sorted by relevance

/trusted-firmware-a-latest/plat/arm/board/rde1edge/include/
Dplatform_def.h30 #define CSS_SGI_ADDR_BITS_PER_CHIP U(36) macro
36 #define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
37 #define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
/trusted-firmware-a-latest/plat/arm/board/sgi575/include/
Dplatform_def.h31 #define CSS_SGI_ADDR_BITS_PER_CHIP U(36) macro
37 #define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
38 #define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
/trusted-firmware-a-latest/plat/arm/board/rdv1/include/
Dplatform_def.h50 #define CSS_SGI_ADDR_BITS_PER_CHIP U(42) macro
56 #define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
57 #define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << CSS_SGI_ADDR_BITS_PER_CHIP)
/trusted-firmware-a-latest/plat/arm/board/rdn2/include/
Dplatform_def.h72 #define CSS_SGI_ADDR_BITS_PER_CHIP U(46) /* 64TB */ macro
74 #define CSS_SGI_ADDR_BITS_PER_CHIP U(42) /* 4TB */ macro
/trusted-firmware-a-latest/plat/arm/board/rdn1edge/include/
Dplatform_def.h34 #define CSS_SGI_ADDR_BITS_PER_CHIP U(42) macro
/trusted-firmware-a-latest/plat/arm/board/rdv1mc/include/
Dplatform_def.h50 #define CSS_SGI_ADDR_BITS_PER_CHIP U(42) macro
/trusted-firmware-a-latest/plat/arm/css/sgi/include/
Dsgi_base_platform_def.h26 ((ULL(1) << CSS_SGI_ADDR_BITS_PER_CHIP) * (n))