Home
last modified time | relevance | path

Searched refs:CSS (Results 1 – 10 of 10) sorted by relevance

/trusted-firmware-a-latest/docs/
Dglobal_substitutions.txt9 .. |CSS| replace:: :term:`CSS`
Dglossary.rst36 CSS
Dporting-guide.rst2006 On Arm CSS platforms ``plat_info`` is interpreted as an ``image_info_t`` structure,
Dchange-log.md1261 - **CSS**
2231 - **CSS**
/trusted-firmware-a-latest/docs/design/
Dinterrupt-framework-design.rst90 #. **CSS**. Current Security State. ``0`` when secure and ``1`` when non-secure
98 #. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in
102 #. **CSS=0, TEL3=1**. Interrupt is routed to EL3 when execution is in secure
106 #. **CSS=1, TEL3=0**. Interrupt is routed to the FEL when execution is in
111 #. **CSS=1, TEL3=1**. Interrupt is routed to EL3 when execution is in
118 #. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in
125 #. **CSS=0, TEL3=1**. Interrupt is routed to EL3 when execution is in secure
132 #. **CSS=1, TEL3=0**. Interrupt is routed to FEL when execution is in
136 #. **CSS=1, TEL3=1**. Interrupt is routed to EL3 when execution is in
146 #. **CSS=0, TEL3=0**. Interrupt is routed to the FEL when execution is in
[all …]
/trusted-firmware-a-latest/docs/plat/arm/
Darm-build-options.rst106 Arm CSS Platform-Specific Build Options
136 CPU core on reset. This build option can be used on CSS platforms that
/trusted-firmware-a-latest/drivers/st/clk/
Dclk-stm32-core.h327 #define CSS(_offset, _bit_css) &(struct stm32_clk_css){\ macro
Dclk-stm32mp13.c1591 CSS(RCC_BDCR, 8),
1596 CSS(RCC_OCENSETR, 11),
/trusted-firmware-a-latest/docs/components/
Dfirmware-update.rst159 Arm CSS platforms like Juno have a System Control Processor (SCP), and these
Dexception-handling.rst151 as :ref:`CSS=0, TEL3=0 <EL3 interrupts>`.