Home
last modified time | relevance | path

Searched refs:CPC_MCUSYS_CPC_DBG_SETTING (Results 1 – 8 of 8) sorted by relevance

/trusted-firmware-a-latest/plat/mediatek/drivers/cpu_pm/cpcv3_2/
Dmt_cpu_pm_cpc.c153 mmio_setbits_32(CPC_MCUSYS_CPC_DBG_SETTING, CPC_PROF_EN); in mtk_cpc_config()
155 mmio_clrbits_32(CPC_MCUSYS_CPC_DBG_SETTING, CPC_PROF_EN); in mtk_cpc_config()
188 res = (mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) & CPC_PROF_EN) ? 1 : 0; in mtk_cpc_read_config()
242 mmio_setbits_32(CPC_MCUSYS_CPC_DBG_SETTING, (CPC_DBG_EN | CPC_CALC_EN)); in mtk_cpc_init()
/trusted-firmware-a-latest/plat/mediatek/mt8195/drivers/mcdi/
Dmt_cpu_pm_cpc.c169 reg = CPC_MCUSYS_CPC_DBG_SETTING; in mtk_cpc_config()
211 res = (mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) & CPC_PROF_EN) ? in mtk_cpc_read_config()
255 mmio_write_32(CPC_MCUSYS_CPC_DBG_SETTING, in mtk_cpc_init()
256 mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) in mtk_cpc_init()
/trusted-firmware-a-latest/plat/mediatek/mt8186/drivers/mcdi/
Dmt_cpu_pm_cpc.c169 reg = CPC_MCUSYS_CPC_DBG_SETTING; in mtk_cpc_config()
211 res = (mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) & CPC_PROF_EN) ? in mtk_cpc_read_config()
255 mmio_write_32(CPC_MCUSYS_CPC_DBG_SETTING, in mtk_cpc_init()
256 mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) in mtk_cpc_init()
/trusted-firmware-a-latest/plat/mediatek/mt8192/drivers/mcdi/
Dmt_cpu_pm_cpc.c169 reg = CPC_MCUSYS_CPC_DBG_SETTING; in mtk_cpc_config()
211 res = (mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) & CPC_PROF_EN) ? in mtk_cpc_read_config()
255 mmio_write_32(CPC_MCUSYS_CPC_DBG_SETTING, in mtk_cpc_init()
256 mmio_read_32(CPC_MCUSYS_CPC_DBG_SETTING) in mtk_cpc_init()
/trusted-firmware-a-latest/plat/mediatek/drivers/mcusys/v1/
Dmcucfg.h49 #define CPC_MCUSYS_CPC_DBG_SETTING (MCUCFG_BASE + 0xAB00) macro
/trusted-firmware-a-latest/plat/mediatek/mt8195/include/
Dmcucfg.h95 #define CPC_MCUSYS_CPC_DBG_SETTING MCUCFG_REG(0xab00) macro
/trusted-firmware-a-latest/plat/mediatek/mt8186/include/
Dmcucfg.h95 #define CPC_MCUSYS_CPC_DBG_SETTING MCUCFG_REG(0xab00) macro
/trusted-firmware-a-latest/plat/mediatek/mt8192/include/
Dmcucfg.h95 #define CPC_MCUSYS_CPC_DBG_SETTING MCUCFG_REG(0xab00) macro