Home
last modified time | relevance | path

Searched refs:ARM_DRAM1_SIZE (Results 1 – 13 of 13) sorted by relevance

/trusted-firmware-a-latest/plat/arm/board/n1sdp/
Dn1sdp_bl2_setup.c36 ARM_DRAM1_SIZE; in dmc_ecc_setup()
39 zero_normalmem((void *)ARM_DRAM1_BASE, ARM_DRAM1_SIZE); in dmc_ecc_setup()
40 flush_dcache_range(ARM_DRAM1_BASE, ARM_DRAM1_SIZE); in dmc_ecc_setup()
/trusted-firmware-a-latest/plat/arm/board/morello/
Dmorello_bl2_setup.c36 assert(plat_info->local_ddr_size > ARM_DRAM1_SIZE); in dmc_ecc_setup()
37 dram2_size = plat_info->local_ddr_size - ARM_DRAM1_SIZE; in dmc_ecc_setup()
40 zero_normalmem((void *)ARM_DRAM1_BASE, ARM_DRAM1_SIZE); in dmc_ecc_setup()
41 flush_dcache_range(ARM_DRAM1_BASE, ARM_DRAM1_SIZE); in dmc_ecc_setup()
/trusted-firmware-a-latest/plat/arm/board/corstone1000/common/include/
Dplatform_def.h100 #define ARM_DRAM1_SIZE (SZ_2G) /* 2GB*/ macro
101 #define ARM_DRAM1_END (ARM_DRAM1_BASE + ARM_DRAM1_SIZE - 1)
105 #define ARM_DRAM2_SIZE ARM_DRAM1_SIZE
109 #define ARM_NS_DRAM1_SIZE ARM_DRAM1_SIZE
/trusted-firmware-a-latest/plat/arm/board/corstone700/common/include/
Dplatform_def.h52 #define ARM_DRAM1_SIZE UL(0x80000000) macro
54 ARM_DRAM1_SIZE - 1)
56 #define ARM_NS_DRAM1_SIZE ARM_DRAM1_SIZE
/trusted-firmware-a-latest/include/plat/arm/common/
Darm_def.h131 ARM_DRAM1_SIZE - \
158 ARM_DRAM1_SIZE - \
169 ARM_DRAM1_SIZE - \
185 ARM_DRAM1_SIZE - \
231 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
242 #define ARM_DRAM1_SIZE ULL(0x80000000) macro
244 ARM_DRAM1_SIZE - 1U)
/trusted-firmware-a-latest/plat/arm/board/fvp_ve/include/
Dplatform_def.h25 #define ARM_DRAM1_SIZE UL(0x80000000) macro
27 ARM_DRAM1_SIZE - 1)
39 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
/trusted-firmware-a-latest/plat/arm/board/a5ds/include/
Dplatform_def.h21 #define ARM_DRAM1_SIZE UL(0x80000000) macro
23 ARM_DRAM1_SIZE - 1)
105 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
/trusted-firmware-a-latest/include/plat/nuvoton/common/
Dnpcm845x_arm_def.h107 #define ARM_DRAM1_SIZE ULL(0x37000000) macro
109 #define ARM_DRAM1_SIZE ULL(0x10000000) macro
110 #define ARM_DRAM1_END (ARM_DRAM1_BASE + ARM_DRAM1_SIZE - 1U)
189 #define ARM_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
/trusted-firmware-a-latest/plat/arm/board/n1sdp/include/
Dplatform_def.h57 #define N1SDP_REMOTE_DRAM1_SIZE ARM_DRAM1_SIZE
254 ARM_DRAM1_SIZE, \
/trusted-firmware-a-latest/plat/arm/common/aarch32/
Darm_bl2_mem_params_desc.c83 .image_info.image_max_size = ARM_DRAM1_BASE + ARM_DRAM1_SIZE
/trusted-firmware-a-latest/plat/arm/board/tc/include/
Dplatform_def.h54 #define TC_NS_DRAM1_SIZE (ARM_DRAM1_SIZE - \
/trusted-firmware-a-latest/plat/arm/board/morello/include/
Dplatform_def.h235 ARM_DRAM1_SIZE, \
/trusted-firmware-a-latest/plat/arm/common/aarch64/
Darm_bl2_mem_params_desc.c208 .image_info.image_max_size = ARM_DRAM1_BASE + ARM_DRAM1_SIZE