Home
last modified time | relevance | path

Searched refs:offsetof (Results 1 – 15 of 15) sorted by relevance

/trusted-firmware-a-3.7.0/include/services/
Drmm_core_manifest.h44 CASSERT(offsetof(struct ns_dram_bank, base) == 0UL,
46 CASSERT(offsetof(struct ns_dram_bank, size) == 8UL,
56 CASSERT(offsetof(struct ns_dram_info, num_banks) == 0UL,
58 CASSERT(offsetof(struct ns_dram_info, banks) == 8UL,
60 CASSERT(offsetof(struct ns_dram_info, checksum) == 16UL,
71 CASSERT(offsetof(struct rmm_manifest, version) == 0UL,
73 CASSERT(offsetof(struct rmm_manifest, plat_data) == 8UL,
75 CASSERT(offsetof(struct rmm_manifest, plat_dram) == 16UL,
Del3_spmc_ffa_memory.h220 CASSERT(offsetof(struct ffa_mtd_v1_0, emad) == 32,
259 CASSERT(offsetof(struct ffa_mtd, emad_count) ==
260 offsetof(struct ffa_mtd_v1_0, emad_count),
/trusted-firmware-a-3.7.0/plat/brcm/board/stingray/include/
Dscp_utils.h21 offsetof(M0CFG, cfg))
23 offsetof(M0CFG, cfg), value)
26 offsetof(M0CFG, cfg))
28 offsetof(M0CFG, cfg), value)
31 offsetof(M0CFG, cfg))
33 offsetof(M0CFG, cfg), value)
/trusted-firmware-a-3.7.0/drivers/measured_boot/event_log/
Devent_log.c119 ptr = (uint8_t *)ptr + offsetof(event2_header_t, digests); in event_log_record()
124 offsetof(tpml_digest_values, digests)); in event_log_record()
130 ptr = (uint8_t *)((uintptr_t)ptr + offsetof(tpmt_ha, digest)); in event_log_record()
147 offsetof(event2_data_t, event) + name_len); in event_log_record()
201 offsetof(id_event_struct_data_t, vendor_info)); in event_log_write_specid_event()
236 offsetof(tpmt_ha, digest) + TCG_DIGEST_SIZE); in event_log_write_header()
241 ptr = (uint8_t *)((uintptr_t)ptr + offsetof(event2_data_t, event)); in event_log_write_header()
Devent_print.c178 offsetof(tpmt_ha, digest)) <= (uintptr_t)end_ptr); in event2_print()
202 ptr = (uint8_t *)((uintptr_t)ptr + offsetof(tpmt_ha, digest)); in event2_print()
221 assert(((uintptr_t)ptr + offsetof(event2_data_t, event)) <= (uintptr_t)end_ptr); in event2_print()
227 ptr = (uint8_t *)((uintptr_t)ptr + offsetof(event2_data_t, event)); in event2_print()
/trusted-firmware-a-3.7.0/plat/intel/soc/common/include/
Dsocfpga_vab.h35 #define VAB_CERT_MAGIC_OFFSET offsetof(struct fcs_hps_vab_certificate_header, d)
36 #define VAB_CERT_FIT_SHA384_OFFSET offsetof(struct fcs_hps_vab_certificate_data, fcs_sha384[0])
/trusted-firmware-a-3.7.0/include/lib/libc/
Dstddef.h25 #define offsetof(st, m) __builtin_offsetof(st, m) macro
/trusted-firmware-a-3.7.0/include/drivers/st/
Dstm32mp_ram.h16 .offset = offsetof(struct stm32mp_ddr_config, y), \
/trusted-firmware-a-3.7.0/drivers/fwu/
Dfwu.c24 CASSERT((offsetof(struct fwu_metadata, crc_32) == 0),
/trusted-firmware-a-3.7.0/drivers/st/ddr/
Dstm32mp1_ddr.c28 .offset = offsetof(struct stm32mp_ddrctl, x), \
29 .par_offset = offsetof(struct y, x) \
35 .offset = offsetof(struct stm32mp_ddrphy, x), \
36 .par_offset = offsetof(struct y, x) \
/trusted-firmware-a-3.7.0/lib/coreboot/
Dcoreboot_table.c145 offsetof(cb_entry_t, memranges); in coreboot_table_setup()
/trusted-firmware-a-3.7.0/plat/nvidia/tegra/drivers/bpmp_ipc/
Divc.c570 assert((offsetof(struct ivc_channel_header, w_count) in check_ivc_params()
572 assert((offsetof(struct ivc_channel_header, r_count) in check_ivc_params()
/trusted-firmware-a-3.7.0/plat/brcm/board/stingray/src/
Dbrcm_pm_ops.c404 mmio_write_64(CRMU_CFG_BASE + offsetof(M0CFG, core_cfg.rvbar), in plat_setup_psci_ops()
/trusted-firmware-a-3.7.0/services/std_svc/spm/el3_spmc/
Dspmc_shared_mem.c57 return desc_size + offsetof(struct spmc_shmem_obj, desc); in spmc_shmem_obj_size()
214 emad = (uint8_t *)desc + offsetof(struct ffa_mtd_v1_0, emad); in spmc_shmem_obj_get_emad()
/trusted-firmware-a-3.7.0/tools/marvell/doimage/
Ddoimage.c1128 base + offsetof(type, field), sizeof(st->field), hex)