Home
last modified time | relevance | path

Searched refs:CLK_DIVIDER_MAX_AT_ZERO (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a-3.7.0/plat/xilinx/zynqmp/pm_service/
Dpm_api_clock.h53 #define CLK_DIVIDER_MAX_AT_ZERO BIT(6) macro
/trusted-firmware-a-3.7.0/drivers/st/clk/
Dclk-stm32-core.h130 #define CLK_DIVIDER_MAX_AT_ZERO BIT(6) macro
Dclk-stm32-core.c255 if ((flags & CLK_DIVIDER_MAX_AT_ZERO) != 0UL) { in _get_div()