| /trusted-firmware-a-3.6.0-3.5.0/fdts/ |
| D | stm32mp15-pinctrl.dtsi | 26 slew-rate = <1>;
40 slew-rate = <0>;
49 slew-rate = <3>;
61 slew-rate = <1>;
67 slew-rate = <1>;
79 slew-rate = <1>;
85 slew-rate = <1>;
96 slew-rate = <1>;
102 slew-rate = <2>;
113 slew-rate = <1>;
[all …]
|
| D | stm32mp13-pinctrl.dtsi | 15 slew-rate = <0>;
26 slew-rate = <1>;
35 slew-rate = <1>;
48 slew-rate = <1>;
57 slew-rate = <1>;
68 slew-rate = <0>;
82 slew-rate = <0>;
96 slew-rate = <0>;
|
| D | stm32mp151a-prtt1a.dts | 62 slew-rate = <1>;
229 slew-rate = <0>;
|
| /trusted-firmware-a-3.6.0-3.5.0/drivers/scmi-msg/ |
| D | clock.c | 60 unsigned long rate __unused) in plat_scmi_clock_set_rate()
170 unsigned long rate = 0U; in scmi_clock_rate_get() local
188 rate = plat_scmi_clock_get_rate(msg->agent_id, clock_id); in scmi_clock_rate_get()
190 return_values.rate[0] = (uint32_t)rate; in scmi_clock_rate_get()
191 return_values.rate[1] = (uint32_t)((uint64_t)rate >> 32); in scmi_clock_rate_get()
199 unsigned long rate = 0U; in scmi_clock_rate_set() local
215 rate = (unsigned long)(((uint64_t)in_args->rate[1] << 32) | in scmi_clock_rate_set()
216 in_args->rate[0]); in scmi_clock_rate_set()
218 status = plat_scmi_clock_set_rate(msg->agent_id, clock_id, rate); in scmi_clock_rate_set()
|
| D | clock.h | 57 uint32_t rate[2]; member
85 uint32_t rate[2]; member
|
| /trusted-firmware-a-3.6.0-3.5.0/drivers/st/clk/ |
| D | stm32mp_clkfunc.c | 326 void stm32mp_stgen_config(unsigned long rate) in stm32mp_stgen_config() argument
333 if (cntfid0 == rate) { in stm32mp_stgen_config()
338 counter = stm32mp_stgen_get_counter() * rate / cntfid0; in stm32mp_stgen_config()
342 mmio_write_32(STGEN_BASE + CNTFID_OFF, rate); in stm32mp_stgen_config()
345 write_cntfrq_el0(rate); in stm32mp_stgen_config()
|
| D | clk-stm32-core.h | 46 unsigned long (*recalc_rate)(struct stm32_clk_priv *priv, int id, unsigned long rate);
48 int (*set_rate)(struct stm32_clk_priv *priv, int id, unsigned long rate,
191 unsigned long rate, unsigned long parent_rate);
193 int clk_stm32_divider_set_rate(struct stm32_clk_priv *priv, int id, unsigned long rate,
308 unsigned long rate; member
316 .rate = (_rate),\
|
| D | clk-stm32-core.c | 887 unsigned long long rate; in fixed_factor_recalc_rate() local
889 rate = (unsigned long long)prate * cfg->mult; in fixed_factor_recalc_rate()
896 return (unsigned long)(rate / cfg->div); in fixed_factor_recalc_rate()
933 return cfg->rate; in clk_fixed_rate_recalc()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/imx/imx8qx/ |
| D | imx8qx_bl31_setup.c | 116 unsigned int diff1, diff2, tmp, rate; in lpuart32_serial_setbrg() local
121 sc_pm_get_clock_rate(ipc_handle, IMX_RES_UART, 2, &rate); in lpuart32_serial_setbrg()
127 tmp_sbr = (rate / (baudrate * tmp_osr)); in lpuart32_serial_setbrg()
132 diff1 = rate / (tmp_osr * tmp_sbr) - baudrate; in lpuart32_serial_setbrg()
133 diff2 = rate / (tmp_osr * (tmp_sbr + 1)); in lpuart32_serial_setbrg()
310 sc_pm_clock_rate_t rate = 80000000; in bl31_early_platform_setup2() local
311 sc_pm_set_clock_rate(ipc_handle, IMX_RES_UART, 2, &rate); in bl31_early_platform_setup2()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/imx/imx8qm/ |
| D | imx8qm_bl31_setup.c | 95 unsigned int diff1, diff2, tmp, rate; in lpuart32_serial_setbrg() local
100 sc_pm_get_clock_rate(ipc_handle, IMX_RES_UART, 2, &rate); in lpuart32_serial_setbrg()
106 tmp_sbr = (rate / (baudrate * tmp_osr)); in lpuart32_serial_setbrg()
111 diff1 = rate / (tmp_osr * tmp_sbr) - baudrate; in lpuart32_serial_setbrg()
112 diff2 = rate / (tmp_osr * (tmp_sbr + 1)); in lpuart32_serial_setbrg()
324 sc_pm_clock_rate_t rate = 80000000; in bl31_early_platform_setup2() local
325 sc_pm_set_clock_rate(ipc_handle, IMX_RES_UART, 2, &rate); in bl31_early_platform_setup2()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/imx/common/ |
| D | imx_sip_handler.c | 60 sc_pm_clock_rate_t rate = (sc_pm_clock_rate_t)freq; in imx_cpufreq_set_target() local
63 sc_pm_set_clock_rate(ipc_handle, ap_cluster_index[cluster_id], SC_PM_CLK_CPU, &rate); in imx_cpufreq_set_target()
66 sc_pm_set_clock_rate(ipc_handle, SC_R_A35, SC_PM_CLK_CPU, &rate); in imx_cpufreq_set_target()
|
| /trusted-firmware-a-3.6.0-3.5.0/include/drivers/st/ |
| D | stm32mp_clkfunc.h | 31 void stm32mp_stgen_config(unsigned long rate);
|
| /trusted-firmware-a-3.6.0-3.5.0/include/drivers/ |
| D | scmi-msg.h | 150 unsigned long rate);
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/nxp/soc-ls1046a/ls1046ardb/ |
| D | ddr_init.c | 159 unsigned long rate; member
176 if (table[i].rate >= clk) { in board_static_ddr()
181 VERBOSE("Found static setting for rate %ld\n", table[i].rate); in board_static_ddr()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/imx/common/include/sci/svc/pm/ |
| D | sci_pm_api.h | 454 sc_pm_clk_t clk, sc_pm_clock_rate_t *rate);
475 sc_pm_clk_t clk, sc_pm_clock_rate_t *rate);
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/imx/common/sci/svc/pm/ |
| D | pm_rpc_clnt.c | 236 sc_pm_clk_t clk, sc_pm_clock_rate_t *rate) in sc_pm_set_clock_rate() argument
244 RPC_U32(&msg, 0U) = *(uint32_t *)rate; in sc_pm_set_clock_rate()
251 *rate = RPC_U32(&msg, 0U); in sc_pm_set_clock_rate()
257 sc_pm_clk_t clk, sc_pm_clock_rate_t *rate) in sc_pm_get_clock_rate() argument
271 if (rate != NULL) { in sc_pm_get_clock_rate()
272 *rate = RPC_U32(&msg, 0U); in sc_pm_get_clock_rate()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/xilinx/zynqmp/pm_service/ |
| D | zynqmp_pm_api_sys.h | 147 uint64_t rate);
149 uint64_t *rate);
|
| D | zynqmp_pm_api_sys.c | 1297 uint64_t rate) in pm_clock_setrate() argument
1313 uint64_t *rate) in pm_clock_getrate() argument
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/plat/ |
| D | stm32mp1.rst | 144 - | ``STM32MP_UART_BAUDRATE``: to select UART baud rate.
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/ |
| D | change-log.md | 3949 …- fix UART clock rate value and divisor calculation ([66a7752](https://review.trustedfirmware.org/…
3950 …- fix UART parent clock rate determination ([5a91c43](https://review.trustedfirmware.org/plugins/g…
3995 …- fix MPU clock rate ([602ae2f](https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-fi…
|
