| /trusted-firmware-a-3.6.0-3.5.0/plat/marvell/armada/a8k/common/ble/ |
| D | ble_main.c | 25 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in mailbox_clean() local
27 memset(mailbox, 0, PLAT_MARVELL_MAILBOX_SIZE); in mailbox_clean()
33 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in exec_ble_main() local
64 if (mailbox[MBOX_IDX_MAGIC] != MVEBU_MAILBOX_MAGIC_NUM || in exec_ble_main()
65 mailbox[MBOX_IDX_SUSPEND_MAGIC] != MVEBU_MAILBOX_SUSPEND_STATE) { in exec_ble_main()
70 (void (*)(void))mailbox[MBOX_IDX_ROM_EXIT_ADDR]; in exec_ble_main()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/marvell/armada/common/ |
| D | marvell_pm.c | 26 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in marvell_program_mailbox() local
33 ((PLAT_MARVELL_MAILBOX_BASE + sizeof(*mailbox)) <= in marvell_program_mailbox()
36 mailbox[MBOX_IDX_MAGIC] = MVEBU_MAILBOX_MAGIC_NUM; in marvell_program_mailbox()
37 mailbox[MBOX_IDX_SEC_ADDR] = address; in marvell_program_mailbox()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/marvell/armada/a8k/common/ |
| D | plat_bl31_setup.c | 106 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in bl31_plat_arch_setup() local
119 if (mailbox[MBOX_IDX_MAGIC] != MVEBU_MAILBOX_MAGIC_NUM || in bl31_plat_arch_setup()
120 mailbox[MBOX_IDX_SUSPEND_MAGIC] != MVEBU_MAILBOX_SUSPEND_STATE) in bl31_plat_arch_setup()
140 if (mailbox[MBOX_IDX_MAGIC] != MVEBU_MAILBOX_MAGIC_NUM || in bl31_plat_arch_setup()
141 mailbox[MBOX_IDX_SUSPEND_MAGIC] != MVEBU_MAILBOX_SUSPEND_STATE) in bl31_plat_arch_setup()
|
| D | plat_pm.c | 623 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in a8k_pwr_domain_suspend() local
632 mailbox[MBOX_IDX_SUSPEND_MAGIC] = MVEBU_MAILBOX_SUSPEND_STATE; in a8k_pwr_domain_suspend()
633 mailbox[MBOX_IDX_ROM_EXIT_ADDR] = (uintptr_t)&plat_marvell_exit_bootrom; in a8k_pwr_domain_suspend()
695 uintptr_t *mailbox = (void *)PLAT_MARVELL_MAILBOX_BASE; in a8k_pwr_domain_suspend_finish() local
710 mailbox[MBOX_IDX_SUSPEND_MAGIC] = 0; in a8k_pwr_domain_suspend_finish()
711 mailbox[MBOX_IDX_ROM_EXIT_ADDR] = 0; in a8k_pwr_domain_suspend_finish()
|
| /trusted-firmware-a-3.6.0-3.5.0/services/std_svc/spm/el3_spmc/ |
| D | spmc.h | 101 struct mailbox { struct
166 struct mailbox mailbox; member
205 struct mailbox mailbox; member
288 struct mailbox *spmc_get_mbox_desc(bool secure_origin);
|
| D | spmc_main.c | 108 struct mailbox *spmc_get_mbox_desc(bool secure_origin) in spmc_get_mbox_desc()
112 return &(spmc_get_current_sp_ctx()->mailbox); in spmc_get_mbox_desc()
114 return &(spmc_get_hyp_ctx()->mailbox); in spmc_get_mbox_desc()
601 struct mailbox *mbox; in rxtx_map_handler()
705 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in rxtx_unmap_handler()
872 struct mailbox *mbox, in partition_info_populate_v1_0()
919 struct mailbox *mbox; in partition_info_get_handler()
1309 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in rx_release_handler()
1332 struct mailbox *mb; in validate_secondary_ep()
1339 mb = &sp->mailbox; in validate_secondary_ep()
[all …]
|
| D | spmc_shared_mem.c | 897 static long spmc_ffa_fill_desc(struct mailbox *mbox, in spmc_ffa_fill_desc()
1142 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in spmc_ffa_mem_send()
1225 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in spmc_ffa_mem_frag_tx()
1341 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in spmc_ffa_mem_retrieve_req()
1614 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in spmc_ffa_mem_frag_rx()
1729 struct mailbox *mbox = spmc_get_mbox_desc(secure_origin); in spmc_ffa_mem_relinquish()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/hisilicon/hikey960/drivers/ipc/ |
| D | hisi_ipc.c | 139 enum lpm3_mbox_id mailbox = (enum lpm3_mbox_id)(LPM3_MBX0 + core); in hisi_ipc_pm_on_off() local
144 hisi_ipc_send_cmd_with_ack(source, mailbox, cmdtype, cmdpara); in hisi_ipc_pm_on_off()
153 enum lpm3_mbox_id mailbox = (enum lpm3_mbox_id)(LPM3_MBX0 + core); in hisi_ipc_pm_suspend() local
162 hisi_ipc_send_cmd_with_ack(source, mailbox, cmdtype, cmdpara); in hisi_ipc_pm_suspend()
170 enum lpm3_mbox_id mailbox = (enum lpm3_mbox_id)(LPM3_MBX0 + core); in hisi_ipc_psci_system_off() local
175 hisi_ipc_send_cmd_with_ack(source, mailbox, cmdtype, cmdpara); in hisi_ipc_psci_system_off()
184 enum lpm3_mbox_id mailbox = (enum lpm3_mbox_id)(LPM3_MBX0 + core); in hisi_ipc_psci_system_reset() local
189 hisi_ipc_send_cmd_with_ack(source, mailbox, cmdtype, cmdpara); in hisi_ipc_psci_system_reset()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/arm/board/a5ds/ |
| D | a5ds_pm.c | 69 uintptr_t *mailbox = (void *)A5DS_TRUSTED_MAILBOX_BASE; in plat_setup_psci_ops() local
70 *mailbox = sec_entrypoint; in plat_setup_psci_ops()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/arm/common/ |
| D | arm_pm.c | 193 uintptr_t *mailbox = (void *) PLAT_ARM_TRUSTED_MAILBOX_BASE; in plat_arm_program_trusted_mailbox() local
195 *mailbox = address; in plat_arm_program_trusted_mailbox()
202 ((PLAT_ARM_TRUSTED_MAILBOX_BASE + sizeof(*mailbox)) <= in plat_arm_program_trusted_mailbox()
|
| /trusted-firmware-a-3.6.0-3.5.0/bl32/tsp/ |
| D | tsp_ffa_main.c | 42 static struct mailbox mailbox; variable
133 if (!memory_retrieve(&mailbox, &m, handle, source, test_receivers, in test_memory_send()
156 frag_length > (mailbox.rxtx_page_count * PAGE_SIZE)) { in test_memory_send()
167 memcpy(&mem_region_buffer[recv_length], mailbox.rx_buffer, in test_memory_send()
257 if (!memory_relinquish((struct ffa_mem_relinquish_descriptor *)mailbox.tx_buffer, in test_memory_send()
606 mailbox.tx_buffer = send_page; in tsp_main()
607 mailbox.rx_buffer = recv_page; in tsp_main()
608 mailbox.rxtx_page_count = 1; in tsp_main()
|
| D | ffa_helpers.h | 95 bool memory_retrieve(struct mailbox *mb,
|
| D | ffa_helpers.c | 143 bool memory_retrieve(struct mailbox *mb, in memory_retrieve()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/qemu/qemu_sbsa/ |
| D | sbsa_pm.c | 230 uintptr_t *mailbox = (uintptr_t *)PLAT_QEMU_TRUSTED_MAILBOX_BASE; in plat_setup_psci_ops() local
232 *mailbox = sec_entrypoint; in plat_setup_psci_ops()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/qemu/common/ |
| D | qemu_pm.c | 250 uintptr_t *mailbox = (void *) PLAT_QEMU_TRUSTED_MAILBOX_BASE; in plat_setup_psci_ops() local
252 *mailbox = sec_entrypoint; in plat_setup_psci_ops()
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/renesas/common/include/ |
| D | rcar_private.h | 16 typedef volatile struct mailbox { struct
|
| /trusted-firmware-a-3.6.0-3.5.0/fdts/ |
| D | morello-fvp.dts | 143 mboxes = <&mailbox 1 0>, <&mailbox 1 1>;
|
| D | morello.dtsi | 52 mailbox: mhu@45000000 { label
|
| D | morello-soc.dts | 243 mboxes = <&mailbox 1 0>, <&mailbox 1 1>;
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/plat/arm/fvp/ |
| D | index.rst | 172 The EL3 payloads boot flow requires the CPU's mailbox to be cleared at reset for
176 clear the mailbox at start-up.
183 dd if=/dev/zero of=mailbox.dat bs=1 count=8
185 and pre-load it into the FVP memory at the mailbox address (i.e. ``0x04000000``)
190 --data cluster0.cpu0=mailbox.dat@0x04000000 [Base FVPs]
191 --data=mailbox.dat@0x04000000 [Foundation FVP]
|
| /trusted-firmware-a-3.6.0-3.5.0/plat/rpi/rpi3/ |
| D | platform.mk | 29 drivers/rpi3/mailbox/rpi3_mbox.c \
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/plat/ |
| D | stm32mp1.rst | 89 | SCMI mailbox | |
|
| D | rpi3.rst | 172 kernel. This mailbox is located at a different address in the AArch32 default
185 address to the mailbox so that the secondary CPUs jump to it and are recognised
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/plat/marvell/armada/ |
| D | build.rst | 195 TF-A will send command 0x0009 with a magic value via the rWTM mailbox interface to the
|
| /trusted-firmware-a-3.6.0-3.5.0/docs/getting_started/ |
| D | psci-lib-integration-guide.rst | 196 and is used to configure the platform mailbox. Helper macros are provided in
|
