Home
last modified time | relevance | path

Searched refs:CLK_SET_RATE_GATE (Results 1 – 2 of 2) sorted by relevance

/trusted-firmware-a-3.6.0-3.5.0/plat/xilinx/zynqmp/pm_service/
Dpm_api_clock.h32 #define CLK_SET_RATE_GATE BIT(0) /* must be gated across rate change */ macro
Dpm_api_clock.c180 CLK_SET_RATE_GATE | \
418 CLK_SET_RATE_GATE |
435 CLK_SET_RATE_GATE,