Home
last modified time | relevance | path

Searched refs:interval (Results 1 – 11 of 11) sorted by relevance

/trusted-firmware-a-3.4.0/plat/nxp/soc-ls1046a/ls1046ardb/
Dddr_init.c54 .interval = U(0x1FFE07FF),
99 .interval = U(0x1B6C06DB),
147 .interval = U(0x18600618),
/trusted-firmware-a-3.4.0/plat/nxp/soc-lx2160a/lx2160aqds/
Dddr_init.c63 .interval = U(0x30C00000),
114 .interval = U(0x2C2E0000),
165 .interval = U(0x279C0000),
/trusted-firmware-a-3.4.0/plat/nxp/soc-lx2160a/lx2162aqds/
Dddr_init.c63 .interval = U(0x30C00000),
114 .interval = U(0x2C2E0000),
165 .interval = U(0x279C0000),
/trusted-firmware-a-3.4.0/include/drivers/nxp/ddr/
Dddr.h60 unsigned int interval; member
/trusted-firmware-a-3.4.0/plat/nxp/soc-ls1043a/ls1043ardb/
Dddr_init.c42 .interval = U(0x18600618),
/trusted-firmware-a-3.4.0/plat/nxp/soc-ls1046a/ls1046afrwy/
Dddr_init.c43 .interval = U(0x18600618),
/trusted-firmware-a-3.4.0/plat/nxp/soc-ls1028a/ls1028ardb/
Dddr_init.c40 .interval = U(0x18600618),
/trusted-firmware-a-3.4.0/drivers/nxp/ddr/nxp-ddr/
Dddrc.c262 regs->interval & ~SDRAM_INTERVAL_BSTOPRE); in ddrc_set_regs()
264 ddr_out32(&ddr->sdram_interval, regs->interval); in ddrc_set_regs()
542 ddr_out32(&ddr->sdram_interval, regs->interval); in ddrc_set_regs()
Dregs.c517 regs->interval = ((refint & 0xFFFF) << 16) | in cal_ddr_sdram_interval()
519 debug("interval = 0x%x\n", regs->interval); in cal_ddr_sdram_interval()
/trusted-firmware-a-3.4.0/plat/nxp/soc-lx2160a/lx2160ardb/
Dddr_init.c43 .interval = U(0x18600000),
/trusted-firmware-a-3.4.0/docs/plat/
Drz-g2.rst185 NOTICE: BL2: DRAM refresh interval 1.95 usec