Home
last modified time | relevance | path

Searched refs:ROOT_CPUTOP_ADDR (Results 1 – 8 of 8) sorted by relevance

/trusted-firmware-a-3.4.0/plat/mediatek/mt8183/drivers/spm/
Dspm.c99 mmio_write_32(ROOT_CPUTOP_ADDR, 0x10006204); in spm_set_cpu_status()
102 mmio_write_32(ROOT_CPUTOP_ADDR, 0x10006218); in spm_set_cpu_status()
Dspm.h263 #define ROOT_CPUTOP_ADDR (SPM_BASE + 0x570) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8195/drivers/spm/
Dmt_spm_internal.c135 mmio_write_32(ROOT_CPUTOP_ADDR, (1U << cpu)); in __spm_set_cpu_status()
509 mmio_write_32(EXT_INT_WAKEUP_REQ_CLR, mmio_read_32(ROOT_CPUTOP_ADDR)); in __spm_ext_int_wakeup_req_clr()
Dmt_spm_reg.h158 #define ROOT_CPUTOP_ADDR (SPM_BASE + 0x2A0) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8192/drivers/spm/
Dmt_spm_internal.c128 mmio_write_32(ROOT_CPUTOP_ADDR, (1U << cpu)); in __spm_set_cpu_status()
547 mmio_write_32(EXT_INT_WAKEUP_REQ_CLR, mmio_read_32(ROOT_CPUTOP_ADDR)); in __spm_ext_int_wakeup_req_clr()
Dmt_spm_reg.h161 #define ROOT_CPUTOP_ADDR (SPM_BASE + 0x2A0) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8186/drivers/spm/
Dmt_spm_internal.c118 mmio_write_32(ROOT_CPUTOP_ADDR, BIT(cpu)); in __spm_set_cpu_status()
582 mmio_write_32(EXT_INT_WAKEUP_REQ_CLR, mmio_read_32(ROOT_CPUTOP_ADDR)); in __spm_ext_int_wakeup_req_clr()
Dmt_spm_reg.h142 #define ROOT_CPUTOP_ADDR (SPM_BASE + 0x2A0) macro