Home
last modified time | relevance | path

Searched refs:INFRACFG_AO_BASE (Results 1 – 15 of 15) sorted by relevance

/trusted-firmware-a-3.4.0/plat/mediatek/mt8183/drivers/spmc/
Dmtspmc_private.h118 #define INFRA_TOPAXI_PROTECTEN_1 (INFRACFG_AO_BASE + 0x250)
119 #define INFRA_TOPAXI_PROTECTEN_STA1_1 (INFRACFG_AO_BASE + 0x258)
120 #define INFRA_TOPAXI_PROTECTEN_1_SET (INFRACFG_AO_BASE + 0x2A8)
121 #define INFRA_TOPAXI_PROTECTEN_1_CLR (INFRACFG_AO_BASE + 0x2AC)
/trusted-firmware-a-3.4.0/plat/mediatek/common/drivers/uart/
Duart.h17 #define UART_CLOCK_GATE_SET (INFRACFG_AO_BASE + 0x80)
18 #define UART_CLOCK_GATE_CLR (INFRACFG_AO_BASE + 0x84)
19 #define UART_CLOCK_GATE_STA (INFRACFG_AO_BASE + 0x90)
/trusted-firmware-a-3.4.0/plat/mediatek/mt8186/drivers/spm/
Dmt_spm_extern.c11 #define INFRA_AO_RES_CTRL_MASK (INFRACFG_AO_BASE + 0xB8)
Dmt_spm_cond.c17 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs)
/trusted-firmware-a-3.4.0/plat/mediatek/mt8186/include/
Dplatform_def.h26 #define INFRACFG_AO_BASE (IO_PHYS + 0x00001000) macro
40 #define INFRACFG_AO_BASE (IO_PHYS + 0x00001000) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8183/include/
Dplatform_def.h16 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000) macro
40 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000) macro
56 #define TOP_CKMUXSEL (INFRACFG_AO_BASE + 0x0)
Dmcucfg.h268 INFRA_TOPAXI_PROTECTEN_1 = INFRACFG_AO_BASE + 0x250,
269 INFRA_TOPAXI_PROTECTSTA1_1 = INFRACFG_AO_BASE + 0x258,
270 INFRA_TOPAXI_PROTECTEN_1_SET = INFRACFG_AO_BASE + 0x2A8,
271 INFRA_TOPAXI_PROTECTEN_1_CLR = INFRACFG_AO_BASE + 0x2AC
/trusted-firmware-a-3.4.0/plat/mediatek/mt8173/include/
Dmt8173_def.h18 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8192/include/
Dplatform_def.h40 #define INFRACFG_AO_BASE (IO_PHYS + 0x00001000) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8195/include/
Dplatform_def.h35 #define INFRACFG_AO_BASE (IO_PHYS + 0x00001000) macro
/trusted-firmware-a-3.4.0/plat/mediatek/mt8186/drivers/spmc/
Dmtspmc_private.h32 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs))
/trusted-firmware-a-3.4.0/plat/mediatek/mt8192/drivers/spmc/
Dmtspmc_private.h34 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs))
/trusted-firmware-a-3.4.0/plat/mediatek/mt8195/drivers/spmc/
Dmtspmc_private.h34 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs))
/trusted-firmware-a-3.4.0/plat/mediatek/mt8192/drivers/spm/
Dmt_spm_cond.c19 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs)
/trusted-firmware-a-3.4.0/plat/mediatek/mt8195/drivers/spm/
Dmt_spm_cond.c19 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs)