Home
last modified time | relevance | path

Searched refs:XSHAL_XT2000_CACHEATTR_WRITEBACK (Results 1 – 9 of 9) sorted by relevance

/sof-3.4.0/src/platform/mt8195/include/arch/xtensa/config/
Dsystem.h197 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFF42442F /* enable caches in write-back mode */ macro
201 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/mt8186/include/arch/xtensa/config/
Dsystem.h197 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xF242444F /* enable caches in write-back mode */ macro
201 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/mt8188/include/arch/xtensa/config/
Dsystem.h197 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xF242444F /* enable caches in write-back mode */ macro
201 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/imx8ulp/include/arch/xtensa/config/
Dsystem.h214 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFFF24244 /* enable caches in write-back mode */ macro
218 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/amd/renoir/include/arch/xtensa/config/
Dsystem.h211 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFFF2121F /* enable caches in write-back mode */ macro
215 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/imx8/include/arch/xtensa/config/
Dsystem.h214 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFFF4422F /* enable caches in write-back mode */ macro
218 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/imx8m/include/arch/xtensa/config/
Dsystem.h214 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFFF2424F /* enable caches in write-back mode */ macro
218 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/amd/rembrandt/include/arch/xtensa/config/
Dsystem.h203 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0x4FF2442F /* enable caches in write-back mode */ macro
207 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…
/sof-3.4.0/src/platform/tigerlake/include/arch/xtensa/config/
Dsystem.h218 #define XSHAL_XT2000_CACHEATTR_WRITEBACK 0xFF44422F /* enable caches in write-back mode */ macro
222 #define XSHAL_XT2000_CACHEATTR_DEFAULT XSHAL_XT2000_CACHEATTR_WRITEBACK /* default setting to enab…