Home
last modified time | relevance | path

Searched refs:XSHAL_ALLVALID_CACHEATTR_BYPASS (Results 1 – 11 of 11) sorted by relevance

/sof-2.7.6/src/platform/imx8ulp/include/arch/xtensa/config/
Dsystem.h170 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/amd/renoir/include/arch/xtensa/config/
Dsystem.h167 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/haswell/include/arch/xtensa/config/
Dsystem.h168 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/imx8m/include/arch/xtensa/config/
Dsystem.h170 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/imx8/include/arch/xtensa/config/
Dsystem.h170 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/baytrail/include/arch/xtensa/config/
Dsystem.h168 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/tigerlake/include/arch/xtensa/config/
Dsystem.h174 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/suecreek/include/arch/xtensa/config/
Dsystem.h174 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/cannonlake/include/arch/xtensa/config/
Dsystem.h174 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/icelake/include/arch/xtensa/config/
Dsystem.h174 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro
/sof-2.7.6/src/platform/apollolake/include/arch/xtensa/config/
Dsystem.h174 #define XSHAL_ALLVALID_CACHEATTR_BYPASS 0x22222222 /* disable caches in bypass mode */ macro