Home
last modified time | relevance | path

Searched refs:reg (Results 1 – 4 of 4) sorted by relevance

/nrf_hw_models-latest/src/nrfx/hal/
Dnrf_gpio.c71 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_cfg() local
72 uint32_t cnf = reg->PIN_CNF[pin_number]; in nrf_gpio_cfg()
97 reg->PIN_CNF[pin_number] = cnf; in nrf_gpio_cfg()
99 nrf_gpio_regw_sideeffects_PIN_CNF(gpio_number_from_ptr(reg), pin_number); in nrf_gpio_cfg()
109 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_reconfigure() local
110 uint32_t cnf = reg->PIN_CNF[pin_number]; in nrf_gpio_reconfigure()
133 reg->PIN_CNF[pin_number] = cnf; in nrf_gpio_reconfigure()
135 nrf_gpio_regw_sideeffects_PIN_CNF(gpio_number_from_ptr(reg), pin_number); in nrf_gpio_reconfigure()
185 NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number); in nrf_gpio_pin_dir_set() local
186 reg->DIRSET = (1UL << pin_number); in nrf_gpio_pin_dir_set()
[all …]
Dnrf_gpiote.c54 uint32_t *reg = (uint32_t *)((uintptr_t)p_reg + task); in nrf_gpiote_task_trigger() local
55 *(volatile uint32_t *)reg = 0x1UL; in nrf_gpiote_task_trigger()
59 if ((reg >= &NRF_GPIOTE_regs[inst].TASKS_OUT[0]) in nrf_gpiote_task_trigger()
60 && (reg<= &NRF_GPIOTE_regs[inst].TASKS_OUT[NHW_GPIOTE_MAX_CHANNELS])) { in nrf_gpiote_task_trigger()
61 nrf_gpiote_regw_sideeffects_TASKS_OUT(inst, reg - &NRF_GPIOTE_regs[inst].TASKS_OUT[0]); in nrf_gpiote_task_trigger()
62 } else if ((reg >= &NRF_GPIOTE_regs[inst].TASKS_SET[0]) in nrf_gpiote_task_trigger()
63 && (reg<= &NRF_GPIOTE_regs[inst].TASKS_SET[NHW_GPIOTE_MAX_CHANNELS])) { in nrf_gpiote_task_trigger()
64 nrf_gpiote_regw_sideeffects_TASKS_SET(inst, reg - &NRF_GPIOTE_regs[inst].TASKS_SET[0]); in nrf_gpiote_task_trigger()
65 } else if ((reg >= &NRF_GPIOTE_regs[inst].TASKS_CLR[0]) in nrf_gpiote_task_trigger()
66 && (reg<= &NRF_GPIOTE_regs[inst].TASKS_CLR[NHW_GPIOTE_MAX_CHANNELS])) { in nrf_gpiote_task_trigger()
[all …]
/nrf_hw_models-latest/src/HW_models/
DNHW_PPIB.c120 static void nhw_ppib_hardwired_check(uint32_t reg, uint ppib_ch){ in nhw_ppib_hardwired_check() argument
122 uint dppi_ch = reg & 0xFFU; in nhw_ppib_hardwired_check()
DNHW_UART.c282 static inline double nhw_uarte_bit_dur_from_reg(uint32_t reg, int clock_freq) { in nhw_uarte_bit_dur_from_reg() argument
283 int cc_per_bit = ((uint64_t)1<<32) / reg; in nhw_uarte_bit_dur_from_reg()