Home
last modified time | relevance | path

Searched refs:p (Results 1 – 7 of 7) sorted by relevance

/nrf_hw_models-3.6.0/src/HW_models/
DNRF_HWLowL.c106 int hwll_connect_to_phy(uint d, const char* s, const char* p){ in hwll_connect_to_phy() argument
108 return p2G4_dev_initcom_nc(d, s, p); in hwll_connect_to_phy()
DNRF_HWLowL.h19 int hwll_connect_to_phy(unsigned int d, const char* s, const char* p);
DNRF_GPIO.c92 for (int p = 0; p < NRF_GPIOS; p ++) { in nrf_gpio_init() local
93 for (int n = 0; n < GPIO_n_ports_pins[p]; n++) { in nrf_gpio_init()
94 NRF_GPIO_regs[p].PIN_CNF[n] = 0x2; /* Disconnected out of reset */ in nrf_gpio_init()
96 INPUT_mask[p] = UINT32_MAX; /* All disconnected out of reset */ in nrf_gpio_init()
DNHW_UART.c413 uint8_t *p = (uint8_t *)(u_el->RXD_PTR + u_el->RXD_AMOUNT); in nhw_UARTE_Rx_DMA_attempt() local
417 *p++ = value; in nhw_UARTE_Rx_DMA_attempt()
/nrf_hw_models-3.6.0/src/nrfx/hal/
Dnrf_hack.c30 #define IS_PERIPHERAL_REG(p, per, nbr, post) \ argument
31 (p >= PERIPHERAL_REG_BASE(per, nbr, post)) && \
32 ((intptr_t)p < (intptr_t)PERIPHERAL_REG_BASE(per, nbr, post) + sizeof(NRF_##per##_Type))
Dnrf_clock.c15 union NRF_CLKPWR_Type *p = (union NRF_CLKPWR_Type *)p_reg; in clock_number_from_ptr() local
17 int i = ( (int)p - (int)&NRF_CLKPWR_regs[0] ) / sizeof(union NRF_CLKPWR_Type); in clock_number_from_ptr()
/nrf_hw_models-3.6.0/src/nrfx/drivers/
Dnrfx_common.c15 #define IS_PERIPHERAL_REG(p, per, nbr, post) \ argument
16 (p >= PERIPHERAL_REG_BASE(per, nbr, post)) && \
17 ((intptr_t)p < (intptr_t)PERIPHERAL_REG_BASE(per, nbr, post) + sizeof(NRF_##per##_Type))